FPGA Acceleration of Probabilistic Sentential Decision Diagrams with High-Level Synthesis