A 90nm CMOS highly linear clock bootstrapped RF sampler operating at wide frequency range of 0.5GHz to 5GHz
暂无分享,去创建一个
[1] Eric A. M. Klumperink,et al. A Discrete-Time Mixing Receiver Architecture with Wideband Harmonic Rejection , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[2] Mohamad Sawan,et al. Low-voltage CMOS analog bootstrapped switch for sample-and-hold circuit: design and chip characterization , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[3] Rahim Bagheri,et al. An 800MHz to 5GHz Software-Defined Radio Receiver in 90nm CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.
[4] Lei Wang,et al. A High-Speed High-Resolution Low-Distortion CMOS Bootstrapped Switch , 2007, 2007 IEEE International Symposium on Circuits and Systems.
[5] O. Moreira-Tamayo,et al. All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS , 2004, IEEE Journal of Solid-State Circuits.
[6] Christer Svensson,et al. A 1 GHz linearized CMOS track-and-hold circuit , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).