Phase calibrated ring oscillator PUF design and implementation on FPGAs

A ring oscillator physical unclonable function (RO PUF) is an application-constrained hardware security primitive that can be used for authentication and key generation. PUFs depend on variability during the fabrication process to produce random outputs that are nevertheless stable across multiple measurements. Unfortunately, RO PUFs are known to be unstable especially when implemented on an Field Programmable Gate Array (FPGA). In this work, we comprehensively evaluate the RO PUF's stability on FPGAs, and we propose a phase calibration process to improve the stability of RO PUFs. The results show that the bit errors in our PUFs are reduced to less than 1%.

[1]  Chi-En Daniel Yin,et al.  Design and implementation of a group-based RO PUF , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[2]  Patrick Schaumont,et al.  The Impact of Aging on an FPGA-Based Physical Unclonable Function , 2011, 2011 21st International Conference on Field Programmable Logic and Applications.

[3]  Mark Mohammad Tehranipoor,et al.  A pair selection algorithm for robust RO-PUF against environmental variations and aging , 2015, 2015 33rd IEEE International Conference on Computer Design (ICCD).

[4]  Jorge Guajardo,et al.  Extended abstract: The butterfly PUF protecting IP on every FPGA , 2008, 2008 IEEE International Workshop on Hardware-Oriented Security and Trust.

[5]  Lilian Bossuet,et al.  A PUF Based on a Transient Effect Ring Oscillator and Insensitive to Locking Phenomenon , 2014, IEEE Transactions on Emerging Topics in Computing.

[6]  Claudia Eckert,et al.  Improving the quality of ring oscillator PUFs on FPGAs , 2010, WESS '10.

[7]  Patrick Schaumont,et al.  A large scale characterization of RO-PUF , 2010, 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST).

[8]  Tim Güneysu,et al.  On the problems of realizing reliable and efficient ring oscillator PUFs on FPGAs , 2016, 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

[9]  Jorge Guajardo,et al.  FPGA Intrinsic PUFs and Their Use for IP Protection , 2007, CHES.

[10]  G. Edward Suh,et al.  Physical Unclonable Functions for Device Authentication and Secret Key Generation , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[11]  Mitsugu Iwamoto,et al.  A New Arbiter PUF for Enhancing Unpredictability on FPGA , 2015, TheScientificWorldJournal.

[12]  Cliff Wang,et al.  Introduction to Hardware Security and Trust , 2011 .

[13]  Blaise L. P. Gassend,et al.  Physical random functions , 2003 .

[14]  Srinivas Devadas,et al.  Physical Unclonable Functions and Applications: A Tutorial , 2014, Proceedings of the IEEE.

[15]  Patrick Schaumont,et al.  Improving the quality of a Physical Unclonable Function using configurable Ring Oscillators , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[16]  Philip Heng Wai Leong,et al.  Towards a unique FPGA-based identification circuit using process variations , 2009, 2009 International Conference on Field Programmable Logic and Applications.