A 10-bit 20-MS/s SAR DAC achieving 57.9-dB SNDR using insensitive geometry DAC array

[1]  Zhangming Zhu,et al.  A 10bit 20 kS/s 17.7 nW 9.1ENOB reference-insensitive SAR ADC in 0.18 μm CMOS , 2018, Microelectron. J..

[2]  P. Gray,et al.  All-MOS charge redistribution analog-to-digital conversion techniques. I , 1975, IEEE Journal of Solid-State Circuits.

[3]  Xin Xin,et al.  A 0.4-V 10-bit 10-KS/s SAR ADC in 0.18 μm CMOS for low energy wireless senor network chip , 2019, Microelectron. J..

[4]  Zhangming Zhu,et al.  A 10-bit 100-MS/s 5.23-mW SAR ADC in 0.18-μm CMOS , 2018, Microelectron. J..

[5]  Wan Kim,et al.  A 0.6 V 12 b 10 MS/s Low-Noise Asynchronous SAR-Assisted Time-Interleaved SAR (SATI-SAR) ADC , 2016, IEEE Journal of Solid-State Circuits.

[6]  Sanroku Tsukamoto,et al.  Split capacitor DAC mismatch calibration in successive approximation ADC , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[7]  Wenbo Liu,et al.  A 12-bit, 45-MS/s, 3-mW Redundant Successive-Approximation-Register Analog-to-Digital Converter With Digital Calibration , 2011, IEEE Journal of Solid-State Circuits.

[8]  Yi Xie,et al.  A 0.6-V 10-bit 200-kS/s Fully Differential SAR ADC With Incremental Converting Algorithm for Energy Efficient Applications , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Zhangming Zhu,et al.  A 10-Bit 5 MS/s VCO-SAR ADC in 0.18- $\mu$ m CMOS , 2019, IEEE Transactions on Circuits and Systems II: Express Briefs.

[10]  Michael P. Flynn,et al.  Statistical Analysis of ENOB and Yield in Binary Weighted ADCs and DACS With Random Element Mismatch , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[12]  Pieter Harpe,et al.  A 10-b 20-MS/s SAR ADC With DAC-Compensated Discrete-Time Reference Driver , 2019, IEEE Journal of Solid-State Circuits.

[13]  Byung-Geun Lee.  Power and Bandwidth Scalable 10-b 30-MS/s SAR ADC , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Byungsub Kim,et al.  An 84.6-dB-SNDR and 98.2-dB-SFDR Residue-Integrated SAR ADC for Low-Power Sensor Applications , 2018, IEEE Journal of Solid-State Circuits.

[15]  Qihui Zhang,et al.  A High Area-Efficiency 14-bit SAR ADC With Hybrid Capacitor DAC for Array Sensors , 2020, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  A.P. Chandrakasan,et al.  An Ultra Low Energy 12-bit Rate-Resolution Scalable SAR ADC for Wireless Sensor Nodes , 2007, IEEE Journal of Solid-State Circuits.

[17]  Hong Zhang,et al.  A 10-Bit 200-kS/s 1.76- $\mu$ W SAR ADC With Hybrid CAP-MOS DAC for Energy-Limited Applications , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  Wei-Hsin Tseng,et al.  A 12-bit 104 MS/s SAR ADC in 28 nm CMOS for Digitally-Assisted Wireless Transmitters , 2016, IEEE Journal of Solid-State Circuits.

[19]  D.A. Hodges,et al.  A self-calibrating 15 bit CMOS A/D converter , 1984, IEEE Journal of Solid-State Circuits.

[20]  Shanhong Xia,et al.  Modeling of capacitor array mismatch effect in embedded CMOS CR SAR ADC , 2005, 2005 6th International Conference on ASIC.

[21]  Yuan Zhou,et al.  A 12 bit 160 MS/s Two-Step SAR ADC With Background Bit-Weight Calibration Using a Time-Domain Proximity Detector , 2015, IEEE Journal of Solid-State Circuits.

[22]  Wouter A. Serdijn,et al.  An Autonomous Wireless Sensor Node With Asynchronous ECG Monitoring in 0.18 $\mu$ m CMOS , 2016, IEEE Transactions on Biomedical Circuits and Systems.

[23]  Gil-Cho Ahn,et al.  A 12-bit 200-kS/s SAR ADC with hybrid RC DAC , 2014, 2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS).

[24]  Takashi Morie,et al.  A 4.2 mW 50 MS/s 13 bit CMOS SAR ADC With SNR and SFDR Enhancement Techniques , 2015, IEEE Journal of Solid-State Circuits.

[25]  Soon-Jyh Chang,et al.  A 10b 200MS/s 0.82mW SAR ADC in 40nm CMOS , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).