On the monotonicity and linearity of ideal radix-based A/D converters

Both cyclic and pipelined analog-to-digital converters are getting more and more popular, as they are relatively easy to design and either has a high throughput (pipelined converters) or small area- and power-consumption (cyclic/algorithmic converters). To avoid saturation and to ensure effective digital calibration, in the analog stage(s) of these converters, instead of the ideal two, often a smaller nominal gain (called radix number) is used. In this paper, properties of these radix-based converters are discussed. First, it is shown that these types of converters produce nonmonotonic output. The causes of these phenomena are discussed in detail and a method to avoid nonmonotonicity is suggested. Second, it is shown that even the ideal subradix converters have limited linearity. Lower bound for the differential nonlinearity (DNL) is calculated. The results about monotonicity can be used either to quickly locate or avoid nonmonotonic code transitions in a converter. The derived expressions for the lower bound of the DNL can be used to estimate the minimum required number of cycles (stages) for a converter to push the DNL below the specification.

[1]  Hae-Seung Lee.  A 12-b 600 ks/s digitally self-calibrated pipelined algorithmic ADC , 1994 .

[2]  Un-Ku Moon,et al.  An extended radix-based digital calibration technique for multi-stage ADC , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[3]  D.A. Hodges,et al.  A self-calibrating 15 bit CMOS A/D converter , 1984, IEEE Journal of Solid-State Circuits.

[4]  Bang-Sup Song,et al.  Digital-domain calibration of multistep analog-to-digital converters , 1992 .

[5]  Dong-Young Chang,et al.  Radix-based digital calibration techniques for multi-stage recycling pipelined ADCs , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Yalin Ren,et al.  A mismatch-independent DNL pipelined analog-to-digital converter , 1999 .

[7]  David J. Allstot,et al.  A monotonic digital calibration technique for pipelined data converters , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[8]  A. Karanicolas,et al.  A 15-b 1-Msample/s digitally self-calibrated pipeline ADC , 1993 .

[9]  P.J. Hurst,et al.  A 12 b digital-background-calibrated algorithmic ADC with -90 dB THD , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[10]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[11]  Dong-Young Chang,et al.  Radix-based digital calibration technique for multi-stage ADC , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[12]  Un-Ku Moon,et al.  Background calibration techniques for multistage pipelined ADCs with digital redundancy , 2003, IEEE Trans. Circuits Syst. II Express Briefs.