Timing model extraction of hierarchical blocks by graph reduction
暂无分享,去创建一个
[1] Andrew R. Conn,et al. Formulation of static circuit optimization with reduced size, degeneracy and redundancy by timing graph manipulation , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).
[2] James J. Cherry. Pearl: a CMOS timing analyzer , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..
[3] Randal E. Bryant,et al. A symbolic simulation-based methodology for generating black-box timing models of custom macrocells , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).
[4] Karem A. Sakallah,et al. Timing abstraction of intellectual property blocks , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.