An efficient redundant binary adder with revised computational rules
暂无分享,去创建一个
[1] Shiann-Rong Kuang,et al. Modified Booth Multipliers With a Regular Partial Product Array , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.
[2] N. Takagi,et al. A high-speed multiplier using a redundant binary adder tree , 1987 .
[3] Behrooz Parhami,et al. Generalized Signed-Digit Number Systems: A Unifying Framework for Redundant Number Representations , 1990, IEEE Trans. Computers.
[4] Ghassem Jaberipur,et al. A fully redundant decimal adder and its application in parallel decimal multipliers , 2009, Microelectron. J..
[5] Algirdas Avizienis,et al. Signed-Digit Numbe Representations for Fast Parallel Arithmetic , 1961, IRE Trans. Electron. Comput..
[6] Chip-Hong Chang,et al. Design and Evaluation of Booth-Encoded Multipliers in Redundant Binary Representation , 2017 .
[7] Rutuparna Panda,et al. Time efficient signed Vedic multiplier using redundant binary representation , 2017 .
[8] Behrooz Parhami,et al. Efficient realisation of arithmetic algorithms with weighted collection of posibits and negabits , 2012, IET Comput. Digit. Tech..
[9] James E. Robertson,et al. Logical design of a redundant binary adder , 1978, 1978 IEEE 4th Symposium onomputer Arithmetic (ARITH).
[10] Pinaki Mazumder,et al. Redundant arithmetic, algorithms and implementations , 2000, Integr..
[11] Chen Xin,et al. A Modified Partial Product Generator for Redundant Binary Multipliers , 2016, IEEE Transactions on Computers.
[12] Bang-Sup Song,et al. A carry-free 54b/spl times/54b multiplier using equivalent bit conversion algorithm , 2001 .
[13] Rutuparna Panda,et al. Efficient Conversion Technique from Redundant Binary to NonRedundant Binary Representation , 2017, J. Circuits Syst. Comput..
[14] Manoranjan Pradhan,et al. A modified redundant binary adder for efficient VLSI architecture , 2016, 2016 International Conference on Advanced Communication Control and Computing Technologies (ICACCCT).
[15] Manoranjan Pradhan,et al. Efficient hardware realization of signed arithmetic operation using IEN , 2015, 2015 IEEE Power, Communication and Information Technology Conference (PCITC).
[16] K. Mashiko,et al. An 8.8-ns 54/spl times/54-bit multiplier with high speed redundant binary architecture , 1996 .