Microprocessor architecture utilizing redundant‐binary operation

[1]  Mike Johnson,et al.  Superscalar microprocessor design , 1991, Prentice Hall series in innovative technology.

[2]  Marc Tremblay,et al.  A 64-b microprocessor with multimedia support , 1995 .

[3]  Kenneth C. Yeager,et al.  200-MHz superscalar RISC microprocessor , 1996, IEEE J. Solid State Circuits.

[4]  J. Lotz,et al.  A 64-b quad-issue CMOS RISC microprocessor , 1996 .

[5]  Mori,et al.  High Speed Adder Circuit Using Dummy Carry method , 1997, Symposium 1997 on VLSI Circuits.