HDL-level automated watermarking of IP cores

This paper presents significant improvements to our previous watermarking technique for Intellectual Property Protection (IPP) of IP cores. The technique relies on hosting the bits of a digital signature at the HDL design level using resources included within the original system. Thus, any attack trying to change or remove the digital signature will damage the design. The technique also includes a procedure for secure signature extraction requiring minimal modifications to the system. The new advances refer to increasing the applicability of this watermarking technique to any design, not only to those including look-ups, and the provision of an automatic tool for signature hosting purposes. Synthesis results show that the application of the proposed watermarking strategy results in negligible degradation of system performance and very low area penalties and that the use of the automated tool, in addition to easy the signature hosting, leads to reduced area penalties.

[1]  A. García,et al.  Intellectual property protection of IP cores through high-level watermarking , 2007, SPIE Defense + Commercial Sensing.

[2]  Chip-Hong Chang,et al.  Stego-signature at logic synthesis level for digital design IP protection , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[3]  Zhiqiang Gao,et al.  Detector-based watermarking technique for soft IP core protection in high synthesis design level , 2005, Proceedings. 2005 International Conference on Communications, Circuits and Systems, 2005..

[4]  염흥렬,et al.  [서평]「Applied Cryptography」 , 1997 .

[5]  Jelena Kovacevic,et al.  Wavelets and Subband Coding , 2013, Prentice Hall Signal Processing Series.

[6]  Kevin O'Brien,et al.  Non-reversible VHDL source-source encryption , 1994, EURO-DAC '94.

[7]  Antonio García,et al.  IPP@HDL: Efficient Intellectual Property Protection Scheme for IP Cores , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Uwe Meyer-Baese,et al.  Digital Signal Processing with Field Programmable Gate Arrays , 2001 .

[9]  Gang Qu,et al.  Soft IP Protection: Watermarking HDL Codes , 2004, Information Hiding.

[10]  Dennis S. Fernandez Intellectual Property Protection in the EDA Industry , 1994, 31st Design Automation Conference.

[11]  Ingemar J. Cox,et al.  Digital watermarking for copyright protection: a communications perspective , 2001, IEEE Communications Magazine.

[12]  Pierre Bricaud,et al.  Reuse methodology manual for system-on-chip designs , 1998 .

[13]  Hen-Wai Tsao,et al.  Watermarking for intellectual property protection , 2003 .

[14]  Miodrag Potkonjak,et al.  Watermarking techniques for intellectual property protection , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[15]  Ted G. Lewis,et al.  Generalized Feedback Shift Register Pseudorandom Number Algorithm , 1973, JACM.

[16]  Edoardo Charbon,et al.  Watermarking Techniques for Electronic Circuit Design , 2002, IWDW.