Hop-Based Priority Scheduling to Improve Worst-Case Inter-core Communication Latency

In this paper, we first propose a static analysis approach to estimate the maximum value of the worst-case latency of all possible communications in a Chip Multi-Processor (CMP) with a 2D-Mesh Network-on-Chip (NoC), which is called the Worst-case Inter-core Communication Latency (WICL). Then the Hop-based Priority scheduling approach is proposed for a 2D-Mesh NoC to improve its WICL. Our experimental results indicate that the Hop-based Priority (HP) scheduling can reduce the WICL by 50% in average for various network sizes compared with that of the FIFO scheduling.

[1]  Lionel M. Ni,et al.  A survey of wormhole routing techniques in direct networks , 1993, Computer.

[2]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[3]  Fadi N. Sibai.  Resource Sharing in Networks-on-Chip of Large Many-core Embedded Systems , 2009, 2009 International Conference on Parallel Processing Workshops.

[4]  Christian Fraboul,et al.  A method of computation for worst-case delay analysis on SpaceWire networks , 2009, 2009 IEEE International Symposium on Industrial Embedded Systems.

[5]  Jordi Cortadella,et al.  A performance analytical model for Network-on-Chip with constant service time routers , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[6]  Wenhua Dou,et al.  Analysis of Worst-Case Delay Bounds for On-Chip Packet-Switching Networks , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  James H. Anderson,et al.  A Hybrid Real-Time Scheduling Approach for Large-Scale Multicore Platforms , 2007, 19th Euromicro Conference on Real-Time Systems (ECRTS'07).

[8]  John Kim,et al.  Probabilistic Distance-Based Arbitration: Providing Equality of Service for Many-Core CMPs , 2010, 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture.

[9]  Henry Selvaraj,et al.  Processor Allocation Problem for NoC-Based Chip Multiprocessors , 2009, 2009 Sixth International Conference on Information Technology: New Generations.

[10]  Yvain Thonnart,et al.  A Markov chain based method for NoC end-to-end latency evaluation , 2010, 2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW).

[11]  Jakob Engblom,et al.  The worst-case execution-time problem—overview of methods and survey of tools , 2008, TECS.

[12]  Luca Benini,et al.  A method for calculating hard QoS guarantees for Networks-on-Chip , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.