Chaos-Based Mixed Signal Implementation of Spiking Neurons

A new design of Spiking Neural Networks is proposed and fabricated using a 0.35 microm CMOS technology. The architecture is based on the use of both digital and analog circuitry. The digital circuitry is dedicated to the inter-neuron communication while the analog part implements the internal non-linear behavior associated to spiking neurons. The main advantages of the proposed system are the small area of integration with respect to digital solutions, its implementation using a standard CMOS process only and the reliability of the inter-neuron communication.

[1]  M. Rosenstein,et al.  A practical method for calculating largest Lyapunov exponents from small data sets , 1993 .

[2]  Krzysztof J. Cios,et al.  Solving graph algorithms with networks of spiking neurons , 1999, IEEE Trans. Neural Networks.

[3]  Hojjat Adeli,et al.  A new supervised learning algorithm for multiple spiking neural networks with application in epilepsy and seizure detection , 2009, Neural Networks.

[4]  Anthony G. Pipe,et al.  Implementing Spiking Neural Networks for Real-Time Signal-Processing and Control Applications: A Model-Validated FPGA Approach , 2007, IEEE Transactions on Neural Networks.

[5]  Alessandro E. P. Villa,et al.  Emergence of Preferred Firing Sequences in Large Spiking Neural Networks during Simulated Neuronal Development , 2008, Int. J. Neural Syst..

[6]  Rainer Malaka,et al.  Solving nonlinear optimization problems using networks of spiking neurons , 2000, Proceedings of the IEEE-INNS-ENNS International Joint Conference on Neural Networks. IJCNN 2000. Neural Computing: New Challenges and Perspectives for the New Millennium.

[7]  Lyle N. Long,et al.  Character Recognition using Spiking Neural Networks , 2007, 2007 International Joint Conference on Neural Networks.

[8]  Antoni Morro,et al.  A simple CMOS chaotic integrated circuit , 2008, IEICE Electron. Express.

[9]  Yannick Bornat,et al.  Neuromimetic ICs with analog cores: an alternative for simulating spiking neural networks , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[10]  Nicolas Langlois,et al.  Analogue circuits of a learning spiking neuron model , 2000, Proceedings of the IEEE-INNS-ENNS International Joint Conference on Neural Networks. IJCNN 2000. Neural Computing: New Challenges and Perspectives for the New Millennium.

[11]  Mona E. Zaghloul,et al.  Chaotic neuron models and their VLSI circuit implementations , 1996, IEEE Trans. Neural Networks.

[12]  Jianguo Xin,et al.  Simulation of the visual cortex with laterally connected spiking neural networks , 2003, Proceedings of the International Joint Conference on Neural Networks, 2003..

[13]  Vicent Canals,et al.  Self-configuring spiking neural networks , 2008, IEICE Electron. Express.

[14]  Anthony G. Pipe,et al.  Design and FPGA implementation of an embedded real-time biologically plausible spiking neural network processor , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[15]  Kazuyuki Murase,et al.  Sensor-fusion in spiking neural network that generates autonomous behavior in real mobile robot , 2008, 2008 IEEE International Joint Conference on Neural Networks (IEEE World Congress on Computational Intelligence).

[16]  F. Caignet,et al.  The challenge of signal integrity in deep-submicrometer CMOS technology , 2001, Proc. IEEE.

[17]  Hojjat Adeli,et al.  Improved spiking neural networks for EEG classification and epilepsy and seizure detection , 2007, Integr. Comput. Aided Eng..

[18]  Kazuyuki Murase,et al.  A Spiking Neural Network with dynamic memory for a real autonomous mobile robot in dynamic environment , 2008, 2008 IEEE International Joint Conference on Neural Networks (IEEE World Congress on Computational Intelligence).

[19]  Toshimichi Saito,et al.  Approximation of Spike-trains by Digital Spiking Neuron , 2007, 2007 International Joint Conference on Neural Networks.

[20]  Liam McDaid,et al.  A Biologically Plausible Neuron Circuit , 2007, 2007 International Joint Conference on Neural Networks.

[21]  Giacomo Indiveri,et al.  A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity , 2006, IEEE Transactions on Neural Networks.

[22]  J. Rouat,et al.  Exploration of rank order coding with spiking neural networks for speech recognition , 2005, Proceedings. 2005 IEEE International Joint Conference on Neural Networks, 2005..

[23]  Hojjat Adeli,et al.  Spiking Neural Networks , 2009, Int. J. Neural Syst..