A C4.5 decision tree classifier based floorplanning algorithm for system-on-Chip design