A CMOS LSI 16×16 multiplier/multiplier-accumulator

Two 2μ CMOS LSI chips with multiply times less than 100ns, and dissipation of 150mW, will be discussed. The use of Booth's algorithm speeds the multiplication process since the multiplier word is essentially recoded into 8 digits.