Oscillation ring based interconnect test scheme for SoC

We propose a novel oscillation ring (OR) test architecture for testing interconnects in SoC. In addition to stuck-at and open faults, this scheme can detect delay faults and crosstalk glitches. IEEE P1500 wrapper cells are modified. An efficient ring-generation algorithm is proposed to construct ORs based on a graph model. Experimental results on MCNC benchmark circuits show the feasibility of the scheme and the effectiveness of the algorithm. Our method achieves 100% fault coverage with a small number of tests.

[1]  Bozena Kaminska,et al.  Oscillation built-in self test (OBIST) scheme for functional and structural testing of analog and mixed-signal integrated circuits , 1997, Proceedings International Test Conference 1997.

[2]  Najmi T. Jarwala,et al.  A unified theory for designing optimal test generation and diagnosis algorithms for board interconnects , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[3]  Magdy S. Abadir,et al.  Oscillation Ring Delay Test for High Performance Microprocessors , 2000, J. Electron. Test..

[4]  Yervant Zorian,et al.  Overview of the IEEE P1500 standard , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[5]  Shahin Nazarian,et al.  Analyzing crosstalk in the presence of weak bridge defects , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[6]  Mineo Kaneko,et al.  Oscillation fault diagnosis for analog circuits based on boundary search with perturbation model , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.