An adaptive serial-parallel CAM architecture for low-power cache blocks