A 20-MHz to 3-GHz Wide-Range Multiphase Delay-Locked Loop

A 20-MHz to 3-GHz wide-range multiphase delay-locked loop (DLL) has been realized in 90-nm CMOS technology. The proposed delay cell extends the operation frequency range. A scaling circuit is adopted to lower the large delay gain when the frequency of the input clock is low. The core area of this DLL is 0.005 mm2. The measured power consumption values are 0.4 and 3.6 mW for input clocks of 20 MHz and 3 GHz, respectively. The measured peak-to-peak and root-mean-square jitters are 2.3 and 16 ps at 3 GHz, respectively.

[1]  Dosho Shiro,et al.  A 0.03mm2 9mW Wide-Range Duty-Cycle-Correcting False-Lock-Free DLL with Fully Balanced Charge-Pump for DDR Interface , 2006 .

[2]  Shen-Iuan Liu,et al.  A 0.5–5-GHz Wide-Range Multiphase DLL With a Calibrated Charge Pump , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  S. Sakiyama,et al.  A 0.03mm/sup 2/ 9mW Wide-Range Duty-CycleCorrecting False-Lock-Free DLL with Fully Balanced Charge-Pump for DDR Interface , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[4]  J.G. Maneatis,et al.  Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[5]  Abdulkerim L. Coban,et al.  A 2.5-3.125 Gb/s quad transceiver with second order analog DLL based CDRs , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[6]  Atila Alvandpour,et al.  Generator for High-Performance Microprocessors , 2003 .

[7]  Fenghao Mu,et al.  Pulsewidth control loop in high-speed CMOS clock buffers , 2000, IEEE Journal of Solid-State Circuits.

[8]  Jae-Yoon Sim,et al.  A 40-to-800MHz Locking Multi-Phase DLL , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[9]  A. Alvandpour,et al.  A 3.5GHz 32mW 150nm multiphase clock generator for high-performance microprocessors , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[10]  T. Melly,et al.  Design of high-Q varactors for low-power wireless applications using a standard CMOS process , 2000, IEEE Journal of Solid-State Circuits.

[11]  G. Chien,et al.  A 900-MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications , 2000, IEEE Journal of Solid-State Circuits.

[12]  Deog-Kyoon Jeong,et al.  An all-analog multiphase delay-locked loop using a replica delay line for wide-range operation and low-jitter performance , 2000, IEEE Journal of Solid-State Circuits.

[13]  Shen-Iuan Liu,et al.  A wide-range delay-locked loop with a fixed latency of one clock cycle , 2002, IEEE J. Solid State Circuits.