Study of the Influence of Elastic Anisotropy of Cu on Thermo-Mechanical Behavior and Cu Protrusion of Through Silicon Vias Using Combined Phase Field and Finite Element Methods

Drastic reduction in the diameter of the Cu-filled through silicon via (TSV) leads to the TSV feature size becoming comparable with the grain size in the Cu filler, and accordingly Cu grain characteristics strongly influence thermo-mechanical behavior and Cu protrusion of the TSV due to the elastic anisotropy of Cu, which poses new emerging issues and challenges for reliability analysis of the TSV. In this paper, a 2-D phase field model is combined with a finite element model to study comprehensively and quantitatively the grain morphology characteristics, thermo-mechanical behavior and Cu protrusion in a typical Cu-filled TSV structure, while considering the mechanical property anisotropy of Cu. Results show that Cu grains with different orientations make distinct contributions to the deformation behavior of the Cu filler which undergoes three stages of deformation, that is, elastic, elasto-plastic, and plastic as temperature increases, consequently resulting in the anisotropic thermo-mechanical behavior of the Cu-filled TSV and the dependence of Cu protrusion on the average grain size of the Cu filler. Moreover, both the average von Mises stress and equivalent plastic strain of the Cu filler decrease with the increase in Cu grain size, and the average von Mises stress in fine grains is higher than that in coarse grains. Furthermore, Cu protrusion decreases with the increase of the average size of Cu grains. However, for limited grains in the Cu-filled TSV, the average von Mises stress, equivalent plastic strain, and Cu protrusion increase with an increase in the average size of Cu grains.

[1]  B. Auld,et al.  Acoustic fields and waves in solids , 1973 .

[2]  Herbert F. Wang,et al.  Single Crystal Elastic Constants and Calculated Aggregate Properties. A Handbook , 1971 .

[3]  R. Birringer,et al.  The study of grain size dependence of yield stress of copper for a wide grain size range , 1994 .

[4]  S. Phillpot,et al.  Molecular-Dynamics Method for the Simulation of Grain-Boundary Migration , 1997 .

[5]  Long-Qing Chen.  Phase-Field Models for Microstructure Evolution , 2002 .

[6]  Adam Wikström,et al.  Anisotropy and texture in thin copper films—an elasto-plastic analysis , 2002 .

[7]  Long-Qing Chen,et al.  Computer simulation of 3-D grain growth using a phase-field model , 2002 .

[8]  Yuesong Shena.  Constitutive response of passivated copper films to thermal cycling , 2003 .

[9]  E. Beyne,et al.  Prediction of the Influence of Induced Stresses in Silicon on CMOS Performance in a Cu-Through-Via Interconnect Technology , 2007, 2007 International Conference on Thermal, Mechanical and Multi-Physics Simulation Experiments in Microelectronics and Micro-Systems. EuroSime 2007.

[10]  B. Swinnen,et al.  Extraction of the Appropriate Material Property for Realistic Modeling of Through-Silicon-Vias using μ-Raman Spectroscopy , 2008, 2008 International Interconnect Technology Conference.

[11]  Bart Blanpain,et al.  Quantitative analysis of grain boundary properties in a generalized phase field model for grain growth in anisotropic systems , 2008 .

[12]  Kin Leong Pey,et al.  A study of thermo-mechanical stress and its impact on through-silicon vias , 2008 .

[13]  Suk-kyu Ryu,et al.  Thermo-mechanical reliability of 3-D ICs containing through silicon vias , 2009, 2009 59th Electronic Components and Technology Conference.

[14]  B. Verlinden,et al.  Influence of annealing conditions on the mechanical and microstructural behavior of electroplated Cu-TSV , 2010 .

[15]  Xiaowu Zhang,et al.  Development of 3-D Silicon Module With TSV for System in Packaging , 2010, IEEE Transactions on Components and Packaging Technologies.

[16]  Cher Ming Tan,et al.  Electromigration performance of Through Silicon Via (TSV) - A modeling approach , 2010, Microelectron. Reliab..

[17]  Reliable Design of Electroplated Copper Through Silicon Vias , 2010 .

[18]  Fengyin Wang,et al.  Anisotropic and temperature effects on mechanical properties of copper nanowires under tensile loading , 2011 .

[19]  Jiwoo Pak,et al.  Modeling of electromigration in through-silicon-via based 3D IC , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[20]  J. Onuki,et al.  Texture and Grain Size Investigation in the Copper Plated Through-Silicon via for Three-Dimensional Chip Stacking Using Electron Backscattering Diffraction , 2011 .

[21]  Praveen Kumar,et al.  Interface-related reliability challenges in 3-D interconnect systems with through-silicon vias , 2011 .

[22]  Praveen Kumar,et al.  Interfacial Effects During Thermal Cycling of Cu-Filled Through-Silicon Vias (TSV) , 2012, Journal of Electronic Materials.

[23]  Sung-Hoon Choa,et al.  Investigation of durability of TSV interconnect by numerical thermal fatigue analysis , 2011 .

[24]  Alain C. Diebold,et al.  Applying x-ray microscopy and finite element modeling to identify the mechanism of stress-assisted void growth in through-silicon vias , 2011 .

[25]  R. Tummala,et al.  Thermo-mechanical behavior of through silicon vias in a 3D integrated package with inter-chip microbumps , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[26]  Andrew C. Rudack,et al.  3D-interconnect: Visualization of extrusion and voids induced in copper-filled through-silicon vias (TSVs) at various temperatures using X-ray microscopy , 2012 .

[27]  Xiaopeng Xu,et al.  Copper Anisotropy Effects in Three-Dimensional Integrated Circuits Using Through-Silicon Vias , 2012, IEEE Transactions on Device and Materials Reliability.

[28]  Jangho Kim,et al.  TSV optimization for BEOL interconnection in logic process , 2012, 2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International.

[29]  S.-H. Hwang,et al.  Measurement of stresses in Cu and Si around through-silicon via by synchrotron X-ray microdiffraction for 3-dimensional integrated circuits , 2012, Microelectron. Reliab..

[30]  Y.-L. Shen,et al.  Thermal expansion behavior of through-silicon-via structures in three-dimensional microelectronic packaging , 2012, Microelectron. Reliab..

[31]  M. Kunz,et al.  Microstructure Evolution and Defect Formation in Cu Through-Silicon Vias (TSVs) During Thermal Annealing , 2012, Journal of Electronic Materials.

[32]  Xiaopeng Xu,et al.  Elastic anisotropy of Cu and its impact on stress management for 3D IC: Nanoindentation and TCAD simulation study , 2012 .

[33]  Suk-kyu Ryu,et al.  Effect of Thermal Stresses on Carrier Mobility and Keep-Out Zone Around Through-Silicon Vias for 3-D Integration , 2012, IEEE Transactions on Device and Materials Reliability.

[34]  F. Che,et al.  Effect of Copper TSV Annealing on Via Protrusion for TSV Wafer Fabrication , 2012, Journal of Electronic Materials.

[35]  M. Kunz,et al.  Plasticity mechanism for copper extrusion in through-silicon vias for three-dimensional interconnects , 2013 .

[36]  Tengfei Jiang,et al.  Measurement and analysis of thermal stresses in 3D integrated structures containing through-silicon-vias , 2013, Microelectron. Reliab..

[37]  Suk-kyu Ryu,et al.  Impact of material and microstructure on thermal stresses and reliability of through-silicon via (TSV) structures , 2013, 2013 IEEE International Interconnect Technology Conference - IITC.

[38]  A new wafer level TSV build-up stacking using oxide bonding , 2013 .

[39]  Klaus Hummler,et al.  Backside TSV protrusion induced by thermal shock and thermal cycling , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[40]  Xiaowu Zhang,et al.  Study on Cu Protrusion of Through-Silicon Via , 2013, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[41]  Kathleen Richardson,et al.  Defect and microstructural evolution in thermally cycled Cu through-silicon vias , 2014, Microelectron. Reliab..

[42]  E. Beyne,et al.  Correlation between Cu microstructure and TSV Cu pumping , 2014, 2014 IEEE 64th Electronic Components and Technology Conference (ECTC).

[43]  Tengfei Jiang,et al.  Impact of Grain Structure and Material Properties on Via Extrusion in 3D Interconnects , 2014 .

[44]  P. Conway,et al.  Effects of the microstructure of copper through-silicon vias on their thermally induced linear elastic mechanical behavior , 2014, Electronic Materials Letters.

[45]  Eric Beyne,et al.  Microstructure simulation of grain growth in Cu Through Silicon Via using phase-field modeling , 2014, 2014 15th International Conference on Thermal, Mechanical and Mulit-Physics Simulation and Experiments in Microelectronics and Microsystems (EuroSimE).

[46]  TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC , 2014, CACM.

[47]  C. Okoro,et al.  A Detailed Failure Analysis Examination of the Effect of Thermal Cycling on Cu TSV Reliability , 2014, IEEE Transactions on Electron Devices.

[48]  M. Kunz,et al.  Study of Stresses and Plasticity in Through-Silicon Via Structures for 3D Interconnects by X-Ray Micro-Beam Diffraction , 2014, IEEE Transactions on Device and Materials Reliability.

[49]  Tengfei Jiang,et al.  Effect of Cu grain boundary sliding on TSV extrusion , 2015, 2015 IEEE 65th Electronic Components and Technology Conference (ECTC).

[50]  Michael Pecht,et al.  Effects of Voiding on Thermomechanical Reliability of Copper-Filled Microvias: Modeling and Simulation , 2015, IEEE Transactions on Device and Materials Reliability.

[51]  Mathias Kluge.  Three Dimensional System Integration Ic Stacking Process And Design , 2016 .

[52]  Pei Chen,et al.  Protrusion of electroplated copper filled in through silicon vias during annealing process , 2016, Microelectron. Reliab..

[53]  Adarsh Basavalingappa,et al.  Effect of Microstructure and Anisotropy of Copper on Reliability in Nanoscale Interconnects , 2017, IEEE Transactions on Device and Materials Reliability.