Improving the ESD self-protection capability of integrated power NLDMOS arrays

The self-protection capability (SPC) of integrated power arrays in ESD regimes has been studied for the case of integrated 100 V NLDMOS arrays in a BCD process. A new practical methodology for array comparison has been experimentally validated in order to take into account both gate coupling and avalanche current effects. Using TLP and electrical test methods, two orders of magnitude improvement of SPC has been demonstrated by implementation changes to array design. The effects of the Pbody shading and the drain region design have been quantified and analyzed by numerical simulation, and their physical nature has been discussed.

[1]  Won-Gi Min,et al.  ESD Scalability of LDMOS Devices for Self-Protected Output Drivers , 2005, Proceedings. ISPSD '05. The 17th International Symposium on Power Semiconductor Devices and ICs, 2005..

[2]  B. Baird,et al.  Snapback Breakdown Dynamics and ESD Susceptibility of LDMOS , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[3]  Blerina Aliaj,et al.  Study of power arrays in ESD operation regimes , 2010, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2010.

[4]  Ming-Dou Ker,et al.  Source-side engineering to increase holding voltage of LDMOS in a 0.5-m 16-V BCD technology to avoid latch-up failure , 2009, 2009 16th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits.

[5]  Ming-Dou Ker,et al.  High-Voltage nLDMOS in Waffle-Layout Style With Body-Injected Technique for ESD Protection , 2009, IEEE Electron Device Letters.

[6]  M. Stecher,et al.  ESD protection considerations in advanced high-voltage technologies for automotive , 2006, 2006 Electrical Overstress/Electrostatic Discharge Symposium.