Unsupervised Learning by Spike-Timing- Dependent Plasticity in a Mainstream NOR Flash Memory Array—Part II: Array Learning

In this article, we show that, by exploiting the program and erase conditions identified in Part I of this article, operating a mainstream NOR Flash memory array as an artificial synaptic array learning in an unsupervised manner according to the spike-timing-dependent plasticity (STDP) rule can be easily achieved. To this aim, first, a word-line and a bitline voltage scheme allowing cells to change their memory state and, in turn, their synaptic weight to mimic the STDP learning rule is presented. Then, a simple spiking neural network making use of the NOR Flash array as a synaptic array is discussed along with its basic operating waveforms. Finally, the proof of concept for unsupervised learning in the array of a signal pattern provided at the network inputs is given.

[1]  Jacques-Olivier Klein,et al.  Spin-Transfer Torque Magnetic Memory as a Stochastic Memristive Synapse for Neuromorphic Systems , 2015, IEEE Transactions on Biomedical Circuits and Systems.

[2]  G. Bi,et al.  Synaptic Modifications in Cultured Hippocampal Neurons: Dependence on Spike Timing, Synaptic Strength, and Postsynaptic Cell Type , 1998, The Journal of Neuroscience.

[3]  Olivier Bichler,et al.  Phase change memory as synapse for ultra-dense neuromorphic systems: Application to complex visual pattern extraction , 2011, 2011 International Electron Devices Meeting.

[4]  Jaeha Kim,et al.  Demonstration of Unsupervised Learning With Spike-Timing-Dependent Plasticity Using a TFT-Type NOR Flash Memory Array , 2018, IEEE Transactions on Electron Devices.

[5]  Andrea L. Lacaita,et al.  Reviewing the Evolution of the NAND Flash Technology , 2017, Proceedings of the IEEE.

[6]  Shimeng Yu,et al.  Three-Dimensional nand Flash for Vector–Matrix Multiplication , 2019, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Alessandro Calderoni,et al.  Neuromorphic Learning and Recognition With One-Transistor-One-Resistor Synapses and Bistable Metal Oxide RRAM , 2016, IEEE Transactions on Electron Devices.

[8]  Runze Han,et al.  A Novel Convolution Computing Paradigm Based on NOR Flash Array with High Computing Speed and Energy Efficient , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).

[9]  B. DeSalvo,et al.  CBRAM devices as binary synapses for low-power stochastic neuromorphic systems: Auditory (Cochlea) and visual (Retina) cognitive processing applications , 2012, 2012 International Electron Devices Meeting.

[10]  Paul E. Hasler,et al.  Floating gate synapses with spike time dependent plasticity , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[11]  Farnood Merrikh-Bayat,et al.  High-Performance Mixed-Signal Neurocomputing With Nanoscale Floating-Gate Memory Cell Arrays , 2018, IEEE Transactions on Neural Networks and Learning Systems.

[12]  Y. Dan,et al.  Spike-timing-dependent synaptic modification induced by natural spike trains , 2002, Nature.

[13]  Mostafa Rahimi Azghadi,et al.  Spike-Based Synaptic Plasticity in Silicon: Design, Implementation, Application, and Challenges , 2014, Proceedings of the IEEE.

[14]  G. Malavena,et al.  Implementing Spike-Timing-Dependent Plasticity and Unsupervised Learning in a Mainstream NOR Flash Memory Array , 2018, 2018 IEEE International Electron Devices Meeting (IEDM).

[15]  D. Ielmini,et al.  Modeling-based design of brain-inspired spiking neural networks with RRAM learning synapses , 2017, 2017 IEEE International Electron Devices Meeting (IEDM).

[16]  Arindam Basu,et al.  On the Non-STDP Behavior and Its Remedy in a Floating-Gate Synapse , 2015, IEEE Transactions on Neural Networks and Learning Systems.

[17]  Farnood Merrikh-Bayat,et al.  Temperature-insensitive analog vector-by-matrix multiplier based on 55 nm NOR flash memory cells , 2016, 2017 IEEE Custom Integrated Circuits Conference (CICC).

[18]  Ali Khiat,et al.  Unsupervised learning in probabilistic neural networks with multi-state metal-oxide memristive synapses , 2016, Nature Communications.

[19]  Roberto Bez,et al.  Introduction to flash memory , 2003, Proc. IEEE.