Complementary ferroelectric-capacitor logic for low-power logic-in-memory VLSI
暂无分享,去创建一个
T. Hanyu | M. Kameyama | T. Nakamura | H. Kimura | Y. Fujimori | H. Takasu | M. Kameyama | T. Hanyu | H. Takasu | H. Kimura | Y. Fujimori | Takashi Nakamura
[1] William H. Kautz,et al. Cellular Logic-in-Memory Arrays , 1969, IEEE Transactions on Computers.
[2] Hidemi Takasu,et al. Electrical Properties of Pb(Zr,Ti)O 3 Thin Film Capacitors on Pt and Ir Electrodes , 1995 .
[3] T. Hanyu,et al. Design of a one-transistor-cell multiple-valued CAM , 1996, IEEE Journal of Solid-State Circuits.
[4] Daisaburo Takashima,et al. High-density chain ferroelectric random access memory (chain FRAM) , 1997 .
[5] T. Hanyu,et al. Multiple-valued logic-in-memory VLSI based on a floating-gate-MOS pass-transistor network , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).
[6] S. Katkoori. Challenges for CAD in Deep Sub Micron Regime , 1998 .
[7] H. J. M. Veendrick,et al. Deep-submicron CMOS ICs , 1998 .
[8] Hiroshi Iwai,et al. CMOS technology-year 2010 and beyond , 1999, IEEE J. Solid State Circuits.
[9] Duncan G. Elliott,et al. Computational RAM: Implementing Processors in Memory , 1999, IEEE Des. Test Comput..
[10] A. Sheikholeslami,et al. A survey of circuit innovations in ferroelectric random-access memories , 2000, Proceedings of the IEEE.
[11] T. Hanyu,et al. Ferroelectric-based functional pass-gate for fine-grain pipelined VLSI computation , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[12] T. Hanyu,et al. Ferroelectric-based functional pass-gate for low-power VLSI , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).