Complementary ferroelectric-capacitor logic for low-power logic-in-memory VLSI

A novel nonvolatile logic style, called complementary ferroelectric-capacitor (CFC) logic, is proposed for low-power logic-in-memory VLSI, in which storage elements are distributed over the logic-circuit plane. Standby currents in distributed storage elements can be cut off by using ferroelectric-based nonvolatile storage elements, and the standby power dissipation can be greatly reduced. Since the nonvolatile storage and the switching functions are merged into ferroelectric capacitors by the capacitive coupling effect, reduction of active device counts can be achieved. The use of complementary stored data in coupled ferroelectric capacitors makes it possible to perform a switching operation with small degradation of the nonvolatile charge at a low supply voltage. The restore operation can be performed by only applying the small bias across the ferroelectric capacitor, which reduces the dynamic power dissipation. Applying the proposed circuitry in a fully parallel 32-bit content-addressable memory results in about 2/3 dynamic power reduction and 1/7700 static power reduction with chip size of 1/3, compared to a CMOS implementation using 0.6-/spl mu/m ferroelectric/CMOS.

[1]  William H. Kautz,et al.  Cellular Logic-in-Memory Arrays , 1969, IEEE Transactions on Computers.

[2]  Hidemi Takasu,et al.  Electrical Properties of Pb(Zr,Ti)O 3 Thin Film Capacitors on Pt and Ir Electrodes , 1995 .

[3]  T. Hanyu,et al.  Design of a one-transistor-cell multiple-valued CAM , 1996, IEEE Journal of Solid-State Circuits.

[4]  Daisaburo Takashima,et al.  High-density chain ferroelectric random access memory (chain FRAM) , 1997 .

[5]  T. Hanyu,et al.  Multiple-valued logic-in-memory VLSI based on a floating-gate-MOS pass-transistor network , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[6]  S. Katkoori Challenges for CAD in Deep Sub Micron Regime , 1998 .

[7]  H. J. M. Veendrick,et al.  Deep-submicron CMOS ICs , 1998 .

[8]  Hiroshi Iwai,et al.  CMOS technology-year 2010 and beyond , 1999, IEEE J. Solid State Circuits.

[9]  Duncan G. Elliott,et al.  Computational RAM: Implementing Processors in Memory , 1999, IEEE Des. Test Comput..

[10]  A. Sheikholeslami,et al.  A survey of circuit innovations in ferroelectric random-access memories , 2000, Proceedings of the IEEE.

[11]  T. Hanyu,et al.  Ferroelectric-based functional pass-gate for fine-grain pipelined VLSI computation , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[12]  T. Hanyu,et al.  Ferroelectric-based functional pass-gate for low-power VLSI , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).