Coordinated and Efficient Huge Page Management with Ingens
暂无分享,去创建一个
Youngjin Kwon | Emmett Witchel | Christopher J. Rossbach | Simon Peter | Hangchen Yu | C. Rossbach | Hangchen Yu | Youngjin Kwon | Simon Peter | E. Witchel
[1] Robert Sims,et al. Alpha architecture reference manual , 1992 .
[2] Michael M. Swift,et al. Agile Paging: Exceeding the Best of Nested and Shadow Paging , 2016, 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA).
[3] Margaret Martonosi,et al. Shared last-level TLBs for chip multiprocessors , 2011, 2011 IEEE 17th International Symposium on High Performance Computer Architecture.
[4] Margaret Martonosi,et al. TLB Improvements for Chip Multiprocessors: Inter-Core Cooperative Prefetchers and Shared Last-Level TLBs , 2013, TACO.
[5] David A. Patterson,et al. Rain: A Workload Generation Toolkit for Cloud Computing Applications , 2010 .
[6] Per Stenström,et al. Recency-based TLB preloading , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).
[7] Babak Falsafi,et al. Clearing the clouds: a study of emerging scale-out workloads on modern hardware , 2012, ASPLOS XVII.
[8] Xin Tong,et al. Prediction-based superpage-friendly TLB designs , 2015, 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA).
[9] Michael M. Swift,et al. Efficient virtual memory for big memory servers , 2013, ISCA.
[10] Vivien Quéma,et al. Large Pages May Be Harmful on NUMA Systems , 2014, USENIX Annual Technical Conference.
[11] Chih-Jen Lin,et al. Large-Scale Linear RankSVM , 2014, Neural Computation.
[12] Osman S. Unsal,et al. Redundant Memory Mappings for fast access to large memories , 2015, 2015 ACM/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA).
[13] Rami G. Melhem,et al. Supporting superpages in non-contiguous physical memory , 2015, 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA).
[14] Michael M. Swift,et al. Efficient Memory Virtualization: Reducing Dimensionality of Nested Page Walks , 2014, 2014 47th Annual IEEE/ACM International Symposium on Microarchitecture.
[15] Carl A. Waldspurger,et al. Memory resource management in VMware ESX server , 2002, OSDI '02.
[16] Margaret Martonosi,et al. Characterizing the TLB Behavior of Emerging Parallel Workloads on Chip Multiprocessors , 2009, 2009 18th International Conference on Parallel Architectures and Compilation Techniques.
[17] Aamer Jaleel,et al. CoLT: Coalesced Large-Reach TLBs , 2012, 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture.
[18] Rivalino Matias,et al. Experimental evaluation of software aging effects on the eucalyptus cloud computing infrastructure , 2011, Middleware '11.
[19] Joseph Gonzalez,et al. PowerGraph: Distributed Graph-Parallel Computation on Natural Graphs , 2012, OSDI.
[20] A. Kivity,et al. kvm : the Linux Virtual Machine Monitor , 2007 .
[21] Jayneel Gandhi,et al. Efficient Memory Virtualization , 2016 .
[22] A. Fox,et al. Cloudstone : Multi-Platform , Multi-Language Benchmark and Measurement Tools for Web 2 . 0 , 2008 .
[23] Jaehyuk Huh,et al. Revisiting hardware-assisted page walks for virtualized systems , 2012, 2012 39th Annual International Symposium on Computer Architecture (ISCA).
[24] Mark D. Hill,et al. Surpassing the TLB performance of superpages with less operating system support , 1994, ASPLOS VI.
[25] Patrick Healy,et al. Performance characteristics of explicit superpage support , 2010, ISCA'10.
[26] Tom Shanley,et al. Pentium Processor System Architecture , 1993 .
[27] Mahmut T. Kandemir,et al. Synergistic TLBs for High Performance Address Translation in Chip Multiprocessors , 2010, 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture.
[28] Jaehyuk Huh,et al. Fast Two-Level Address Translation for Virtualized Systems , 2015, IEEE Transactions on Computers.
[29] Gabriel H. Loh,et al. Increasing TLB reach by exploiting clustering in page translations , 2014, 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA).
[30] H. Reza Taheri,et al. Performance Implications of Extended Page Tables on Virtualized x86 Processors , 2016, VEE.
[31] Patrick Healy,et al. Supporting superpage allocation without additional hardware support , 2008, ISMM '08.
[32] Alan L. Cox,et al. SpecTLB: A mechanism for speculative address translation , 2011, 2011 38th Annual International Symposium on Computer Architecture (ISCA).
[33] Abhishek Bhattacharjee,et al. Large-reach memory management unit caches , 2013, MICRO.
[34] Tom Shanley,et al. Pentium Pro processor system architecture , 1997, PC system architecture series.
[35] Alan L. Cox,et al. Practical, transparent operating system support for superpages , 2002, OPSR.
[36] Andy Whitcroft,et al. The What, The Why and the Where To of Anti-Fragmentation , 2010 .
[37] Alan L. Cox,et al. Translation caching: skip, don't walk (the page table) , 2010, ISCA.
[38] Anand Sivasubramaniam,et al. Going the distance for TLB prefetching: an application-driven study , 2002, ISCA.