A 0.7 V 256 μW ΔΣ modulator with passive RC integrators achieving 76 dB DR in 2 MHz BW
暂无分享,去创建一个
[1] Blazej Nowacki,et al. Design methodology for Sigma-Delta modulators based on a genetic algorithm using hybrid cost functions , 2012, 2012 IEEE International Symposium on Circuits and Systems.
[2] Tsung-Hsien Lin,et al. An 8.5MHz 67.2dB SNDR CTDSM with ELD compensation embedded twin-T SAB and circular TDC-based quantizer in 90nm CMOS , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.
[3] Hung-Chieh Tsai,et al. A 64-fJ/Conv.-Step Continuous-Time $\Sigma \Delta$ Modulator in 40-nm CMOS Using Asynchronous SAR Quantizer and Digital $\Delta \Sigma$ Truncator , 2013, IEEE Journal of Solid-State Circuits.
[4] Robert Weigel,et al. A 0.039 mm$^2$ Inverter-Based 1.82 mW 68.6$~$ dB-SNDR 10 MHz-BW CT-$\Sigma\Delta$ -ADC in 65 nm CMOS Using Power- and Area-Efficient Design Techniques , 2014, IEEE Journal of Solid-State Circuits.
[5] Koji Obata,et al. A 10 MHz BW 50 fJ/conv. continuous time ΔΣ modulator with high-order single opamp integrator using optimization-based design method , 2012, 2012 Symposium on VLSI Circuits (VLSIC).
[6] Kyoungtae Lee,et al. A 1.8mW 2MHz-BW 66.5dB-SNDR ΔΣ ADC using VCO-based integrators with intrinsic CLA , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.