Architecture of a Terabit Free-Space Intelligent Optical Backplane

Optical technologies can support thousands of high bandwidth optical channels to/from a single CMOS integrated circuit, and can thus allow for the construction of novel bandwidth-intensive computing architectures which are no longer constrained by conventional electronic wiring limitations. In this paper, the architecture of a dynamically reconfigurableIntelligent Optical Backplaneis described. The backplane consists of a large number of parallel optical channels (typically 1000?10,000 bits) spaced a few hundred micrometers apart. The optical channels are arranged into upstream and downstream rings, where the channel access protocols are implemented by “smart pixel arrays.” The architecture exploits thebandwith advantageof the optical domain and can be dynamically reconfigured to embed conventional interconnection networks, including multiple busses, rings, and meshes. Unlike all-optical and passive optical systems, the proposed backplane is intelligent and can support communication primitives used in shared memory multiprocessing, including broadcasting, multicasting, acknowledgment, flow and error-control, buffering, shared memory caching, and synchronization. The backplane is also manufacturable using existing optoelectronic technologies. A second generation backplane supporting a distributed shared memory multi-processor is under development.

[1]  Brian Robertson,et al.  Optical, optomechanical, and optoelectronic design and operational testing of a multi-stage optical backplane demonstration system , 1996, Proceedings of Massively Parallel Processing Using Optical Interconnections.

[2]  Patrick W. Dowd.  Wavelength Division Multiple Access Channel Hypercube Processor Interconnection , 1992, IEEE Trans. Computers.

[3]  Ashok V. Krishnamoorthy,et al.  Scaling optoelectronic-VLSI circuits into the 21st century: a technology roadmap , 1996 .

[4]  B. Robertson.  Design of a compact alignment tolerant optical interconnect for photonic backplane applications , 1997, Proceedings of the Fourth International Conference on Massively Parallel Processing Using Optical Interconnections.

[5]  Ted H. Szymanski,et al.  "Hypermeshes": Optical Intercomnnection Network for Parallel Computing , 1995, J. Parallel Distributed Comput..

[6]  Ashok V. Krishnamoorthy,et al.  A hybrid-SEED smart pixel array for a four-stage intelligent optical backplane demonstrator , 1996 .

[7]  K.W. Goossen,et al.  Demultiplexing 2.48-Gb/s optical signals with a CMOS receiver array based on clocked-sense-amplifiers , 1997, IEEE Photonics Technology Letters.

[8]  Ted H. Szymanski,et al.  Embeddings of Star Graphs into Optical Meshes without Bends , 1997, J. Parallel Distributed Comput..

[9]  W.J. Dally,et al.  Transmitter equalization for 4-Gbps signaling , 1997, IEEE Micro.

[10]  Amnon Barak,et al.  Embedding Classical Communication Topologies in the Scalable OPAM Architecture , 1996, IEEE Trans. Parallel Distributed Syst..

[11]  Dharma P. Agrawal,et al.  Generalized Hypercube and Hyperbus Structures for a Computer Network , 1984, IEEE Transactions on Computers.

[12]  T. Kurokawa,et al.  Monolithically integrated photonic switching device using an MSM PD, MESFETs, and a VCSEL , 1995, IEEE Photonics Technology Letters.

[13]  T H Szymanski,et al.  Reconfigurable intelligent optical backplane for parallel computing and communications. , 1996, Applied optics.

[14]  D. S. Wills,et al.  A three-dimensional high-throughput architecture using through-wafer optical interconnect , 1995 .

[15]  Martin A. Brooke,et al.  Bidirectional communication through stacked silicon circuitry by using integrated thin-film InP-based emitters , 1995 .

[16]  William J. Dally,et al.  Performance Analysis of k-Ary n-Cube Interconnection Networks , 1987, IEEE Trans. Computers.

[17]  K Hamanaka,et al.  Optical bus interconnection system using Selfoc lenses. , 1991, Optics letters.

[18]  S. Sahni,et al.  Optional linear arrangement of circuit components , 1987 .

[19]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[20]  Krishnan Padmanabhan,et al.  Performance of Multicomputer Networks under Pin-out Constraints , 1991, J. Parallel Distributed Comput..

[21]  Boonchuay Supmonchai,et al.  High-speed VLSI concentrators for terabit intelligent optical backplanes , 1998, Other Conferences.

[22]  Harvard Scott Hinton,et al.  Compact and extensible optical interconnect module for a free-space optical backplane , 1996, Photonics West.

[23]  Harvard Scott Hinton,et al.  An ATM-based intelligent optical backplane using CMOS-SEED smart pixel arrays and free-space optical interconnect modules , 1996 .

[24]  Thomas J. Cloonan.  Comparative study of optical and electronic interconnection technologies for large asynchronous transfer mode packet switching applications , 1994 .

[25]  Anthony L. Lentine,et al.  Free-space digital optical systems , 1994 .

[26]  Tawee Tanbun-Ek,et al.  A systems perspective on digital interconnection technology , 1992 .

[27]  Isaac D. Scherson,et al.  Orthogonal Graphs for the Construction of a Class of Interconnection Networks , 1994, IEEE Trans. Parallel Distributed Syst..

[28]  D. Kossives,et al.  GaAs MQW modulators integrated with silicon CMOS , 1995, IEEE Photonics Technology Letters.

[29]  Rami G. Melhem,et al.  Pipelined Communications in Optically Interconnected Arrays , 1991, J. Parallel Distributed Comput..