High-resolution background calibrated ADCs for software-defined radios

Next-generation transceivers operating with different standards require the existence of a wide bandwidth and highly linear analog-to-digital converters (ADCs) to enable software-defined radios (SDR). Several methods dealing with the design and implementation of high-resolution and high-speed ADCs to provide the stringent requirements of the wide-bandwidth transceivers are presented. A special focus is made on pipelined ADC for its superior performance in terms of speed and resolution. A digital background calibration technique to compensate for the capacitors mismatch, and the finite opamps gain is presented. Low overhead digitally oriented technique to increase the speed of the ADC beyond the technological limits by overcoming the problems of the conventional time-interleaving is also presented. Simulation results prove the effectiveness of these techniques.

[1]  P. Hurst,et al.  A digital background calibration technique for time-interleaved analog-to-digital converters , 1998, IEEE J. Solid State Circuits.

[2]  Joseph Mitola,et al.  Software Radio Architecture: Object-Oriented Approaches to Wireless Systems Engineering , 2000 .

[3]  Mohamad Sawan,et al.  A digital blind background capacitor mismatch calibration technique for pipelined ADC , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  P. Gray,et al.  A 1 . 5V , 10-bit , 14 . 3-MS / s CMOS Pipeline Analog-to-Digital Converter , 1999 .

[5]  M. Sawan,et al.  High resolution self-calibrated ADCs for software defined radios , 2004, Proceedings. The 16th International Conference on Microelectronics, 2004. ICM 2004..

[6]  Haruo Kobayashi,et al.  Explicit analysis of channel mismatch effects in time-interleaved ADC systems , 2001 .

[7]  Yun Chiu,et al.  Inherently linear capacitor error-averaging techniques for pipelined A/D conversion , 2000 .

[8]  Luis Hernandez,et al.  Oversampled pipeline A/D converters with mismatch shaping , 1998 .

[9]  Mohamad Sawan,et al.  A new digital background calibration technique for pipelined ADC , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[10]  Mohamad Sawan,et al.  New sampling method to improve the SFDR of time-interleaved ADCs , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[11]  Bruce A. Wooley,et al.  A continuously calibrated 12-b, 10-MS/s, 3.3-V A/D converter , 1998 .

[12]  Paul R. Gray,et al.  An 8b 85MS/s Parallel Pipeline A/D Converter in 1μm CMOS (Special Section on the 1992 VLSI Circuits Symposium) , 1993 .

[13]  P.J. Hurst,et al.  A 10b 120MSample/s time-interleaved analog-to-digital converter with digital background calibration , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[14]  Bang-Sup Song,et al.  A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converter , 1988 .

[15]  B. Wooley,et al.  A continuously-calibrated 10 M sample/s 12 b 3.3 V ADC , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[16]  Paul R. Gray,et al.  A pipelined 13-bit 250-ks/s 5-V analog-to-digital converter , 1988 .

[17]  Hae-Seung Lee.  A 12-b 600 ks/s digitally self-calibrated pipelined algorithmic ADC , 1994 .

[18]  David J. Allstot,et al.  Digital calibration for monotonic pipelined A/D converters , 2004, IEEE Transactions on Instrumentation and Measurement.

[19]  Pieter Rombouts,et al.  A digital error-averaging technique for pipelined A/D conversion , 1998 .

[20]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[21]  Stephen H. Lewis,et al.  Digital background calibration of an algorithmic analog-to-digital converter using a simplified queue , 2003 .

[22]  Robert H. Walden,et al.  Analog-to-digital converter survey and analysis , 1999, IEEE J. Sel. Areas Commun..

[23]  Mohammed Ismail,et al.  Multi-Standard CMOS Wireless Receivers: Analysis and Design , 2002 .

[24]  José Luis Huertas,et al.  Impact of random channel mismatch on the SNR and SFDR of time-interleaved ADCs , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.