Instruction scheduling to reduce switching activity of off-chip buses for low-power systems with caches