IPRAIL - intellectual property reuse-based analog IC layout automation
暂无分享,去创建一个
C.-J. Richard Shi | Roy Hartono | Sambuddha Bhattacharya | Nuttorn Jangkrajarng | C. Shi | N. Jangkrajarng | S. Bhattacharya | R. Hartono
[1] Steven M. Rubin,et al. Computer Aids For VLSI Design , 1987 .
[2] Jonathan Allen,et al. Minplex - A Compactor that Minimizes the Bounding Rectangle and Individual Rectangles in a Layout , 1986, 23rd ACM/IEEE Design Automation Conference.
[3] David G. Boyer. Symbolic layout compaction review , 1988, DAC '88.
[4] Naveed A. Sherwani,et al. Algorithms for VLSI Physical Design Automation , 1999, Springer US.
[5] C.-J. Richard Shi,et al. Automatic analog layout retargeting for new processes and device sizes , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..
[6] Florin Balasa. Device-level placement for analog layout: an opportunity for non-slicing topological representations , 2001, ASP-DAC '01.
[7] Walter S. Scott,et al. Magic's Circuit Extractor , 1985, IEEE Design & Test of Computers.
[8] Marcel J. M. Pelgrom,et al. Matching properties of MOS transistors , 1989 .
[9] M.J.M. Pelgrom,et al. Matching properties of MOS transistors , 1989 .
[10] Naveed A. Sherwani. Algorithms for VLSI Physcial Design Automation , 1998 .
[11] Cyrus Bamji,et al. Leaf Cell and Hierarchical Compaction Techniques , 1997 .
[12] C.-J. Richard Shi,et al. Symmetry detection for automatic analog-layout recycling , 1999, Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198).
[13] A. Hastings. The Art of Analog Layout , 2000 .
[14] Hidetoshi Onodera,et al. An efficient algorithm for layout compaction problem with symmetry constraints , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[15] Rob A. Rutenbar,et al. KOAN/ANAGRAM II: new tools for device-level analog placement and routing , 1991 .
[16] P.R. Gray,et al. OPASYN: a compiler for CMOS operational amplifiers , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[17] J. D. Conway,et al. An automatic layout generator for analog circuits , 1992, [1992] Proceedings The European Conference on Design Automation.
[18] Hidetoshi Onodera,et al. Operational-amplifier compilation with performance optimization , 1990 .
[19] A. Rodríguez-Vázquez,et al. Generation of Technology-Independent Retargetable Analog Blocks , 2002 .
[20] David G. Luenberger,et al. Linear and nonlinear programming , 1984 .
[21] John K. Ousterhout,et al. Corner Stitching: A Data-Structuring Technique for VLSI Layout Tools , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[22] Rob A. Rutenbar,et al. Device-level early floorplanning algorithms for RF circuits , 1998, ISPD '98.
[23] David Marple,et al. Tailor: a layout system based on trapezoidal corner stitching , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[24] Alberto L. Sangiovanni-Vincentelli,et al. Automation of IC layout with analog constraints , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[25] Georges Gielen,et al. A performance-driven placement tool for analog integrated circuits , 1995 .
[26] Walter S. Scott,et al. Magic: A VLSI Layout System , 1984, 21st Design Automation Conference Proceedings.