Single event transient pulse widths in digital microcircuits

The radiation effects community has long known that single event transients in digital microcircuits will have an increasing importance on error rates as device sizes shrink. However separating these errors from static errors in latch cells has often proved difficult. Thus determining both the significance and the nature of these transient errors has not been easy. In this study, by utilizing a latch that is radiation hard at static clock frequencies the errors due to transients could be separated. By separating the transient error rate from the static upset error rate, the pulse structure of the propagating transients was studied using SPICE. The implications of these pulsewidths will also be discussed.

[1]  Paul E. Dodd,et al.  Neutron-induced latchup in SRAMs at ground level , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[2]  M. Baze,et al.  Attenuation of single event induced pulses in CMOS combinational logic , 1997 .

[3]  M.J. Gadlage,et al.  Modeling and verification of single event transients in deep submicron technologies , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[4]  P. Eaton,et al.  Soft error rate mitigation techniques for modern microcircuits , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[5]  D. J. Fouts,et al.  Modeling single-event effects in a complex digital device , 2003 .

[6]  M. Baze,et al.  Comparison of error rates in combinational and sequential logic , 1997 .

[7]  P. Dodd,et al.  Various SEU conditions in SRAM studied by 3-D device simulation , 2001 .

[8]  Lloyd W. Massengill,et al.  Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .

[9]  K. Avery,et al.  Heavy ion-induced digital single-event transients in deep submicron Processes , 2004, IEEE Transactions on Nuclear Science.

[10]  Bharat L. Bhuva,et al.  Analysis of single-event effects in combinational logic-simulation of the AM2901 bitslice processor , 2000 .

[11]  P. H. Eaton,et al.  SEU and SET Mitigation Techniques for FPGA Circuit and Configuration Bit Storage Design , 2005 .

[12]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .