Software-Managed Power Reduction in Infiniband Links

The backbone of a large-scale supercomputer is the interconnection network. As compute nodes become more energy-efficient, the interconnect is accounting for an increasing proportion of the total system energy consumption. The interconnect's energy consumption is, however, only starting to receive serious attention. Some hardware-based schemes have been proposed that exploit idle periods or low utilisation, either by turning off the links or by lowering the frequency and voltage. Although these schemes are effective in certain cases, they do not have enough global information about the application's communication behaviour to efficiently manage the network power consumption. This paper proposes an alternative approach: moving the intelligence into the PMPI layer of the MPI library, and using prediction to discover repetitive patterns in the application's communication behaviour. The core of the prediction algorithm is an n-gram extraction technique, which can accurately predict not only when a link will become unused but also when it will become active again, allowing lanes to be switched off during the idle periods and switched back on again in time to avoid incurring a significant performance degradation. Many HPC applications benefit from prediction, since they have repetitive computation and communication phases. By implementing the energy-saving mechanism inside the MPI library, existing MPI programs do not need to be modified. Using an event-driven simulator, driven by representative HPC workloads, we demonstrate average energy savings in Infiniband switches up to around 33%, while the average execution time increase is only up to 1%.

[1]  Cyriel Minkenberg,et al.  Trace-driven co-simulation of high-performance computing systems using OMNeT++ , 2009, SimuTools.

[2]  Padmavathi Mundur,et al.  An N-gram based Approach for Finding the Repeating Patterns in Musical Data , 2005, EuroIMSA.

[3]  Li-Shiuan Peh,et al.  Software-directed power-aware interconnection networks , 2005, CASES '05.

[4]  Torsten Hoefler Software and Hardware Techniques for Power-Efficient HPC Networking , 2010, Computing in Science & Engineering.

[5]  Karthikeyan P. Saravanan,et al.  Power/performance evaluation of energy efficient Ethernet (EEE) for High Performance Computing , 2013, 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS).

[6]  Pedro López,et al.  Power saving in regular interconnection networks , 2010, Parallel Comput..

[7]  Stefano Lonardi,et al.  Discovery of repetitive patterns in DNA with accurate boundaries , 2005, Fifth IEEE Symposium on Bioinformatics and Bioengineering (BIBE'05).

[8]  Abdelwahab Hamou-Lhadj,et al.  Pattern Recognition Techniques Applied to the Abstraction of Traces of Inter-Process Communication , 2011, 2011 15th European Conference on Software Maintenance and Reengineering.

[9]  Sharad Malik,et al.  A power model for routers: modeling Alpha 21364 and InfiniBand routers , 2002, Proceedings 10th Symposium on High Performance Interconnects.

[10]  John Shawe-Taylor,et al.  Fast string matching using an n‐gram algorithm , 1994, Softw. Pract. Exp..

[11]  Hong Liu,et al.  Energy proportional datacenter networks , 2010, ISCA.

[12]  Jimy Dudhia,et al.  The Weather Research and Forecast Model: software architecture and performance [presentation] , 2005 .

[13]  Kathleen M. Nichols Performance tools , 1990, IEEE Software.

[14]  D.K. Lowenthal,et al.  Adaptive, Transparent Frequency and Voltage Scaling of Communication Phases in MPI Programs , 2006, ACM/IEEE SC 2006 Conference (SC'06).

[15]  Mahmut T. Kandemir,et al.  Energy optimization techniques in cluster interconnects , 2003, ISLPED '03.

[16]  Li Shang,et al.  Dynamic voltage scaling with links for power optimization of interconnection networks , 2003, The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings..

[17]  Mahmut T. Kandemir,et al.  Exploiting last idle periods of links for network power management , 2005, EMSOFT.

[18]  Robert L. Mercer,et al.  Class-Based n-gram Models of Natural Language , 1992, CL.

[19]  Jesús Labarta,et al.  DiP: A Parallel Program Development Environment , 1996, Euro-Par, Vol. II.

[20]  Li-Shiuan Peh,et al.  Design-space exploration of power-aware on/off interconnection networks , 2004, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..

[21]  German Rodriguez,et al.  Trace-driven co-simulation of high-performance computing systems using OMNeT++ , 2009, SIMUTools 2009.

[22]  Jian Li,et al.  Power shifting in Thrifty Interconnection Network , 2011, 2011 IEEE 17th International Symposium on High Performance Computer Architecture.