An intelligent readout integrated circuit (iROIC) with on-chip local gradient operations

An intelligent readout integrated circuit (iROIC) capable of pixel-level local gradient operations is presented in this paper. Unlike conventional ROICs whose task is to simply read the pixels and send their raw outputs serially to a computer port, the proposed iROIC performs some essential tasks at pixel-level within the readout circuit, eliminating the need for raw data transmission/conversion/processing externally. The new iROIC uses a bidirectional integrator and a pair of switches to enable gradient operations within a pixel, with minimal overhead. As an enabler example, a real-time texture-based infrared face recognition algorithm is implemented utilizing the proposed iROIC with on-chip local gradient operations. The system successfully achieves a 96.95% correct hit rate over 636 infrared images of 53 individuals.

[1]  Xinqiao Liu,et al.  A 10000 frames/s CMOS digital pixel sensor , 2001, IEEE J. Solid State Circuits.

[2]  Matti Pietikäinen,et al.  A comparative study of texture measures with classification based on featured distributions , 1996, Pattern Recognit..

[3]  Miguel Figueroa,et al.  An embedded face-classification system for infrared images on an FPGA , 2014, Security and Defence.

[4]  W. A. Radford,et al.  Third generation FPA development status at Raytheon Vision Systems (Invited Paper) , 2005, SPIE Defense + Commercial Sensing.

[5]  Hee Chul Lee,et al.  Multiple integration method for a high signal-to-noise ratio readout integrated circuit , 2005, IEEE Trans. Circuits Syst. II Express Briefs.

[6]  Matti Pietikäinen,et al.  Face Description with Local Binary Patterns: Application to Face Recognition , 2006, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[7]  Frank S Werblin,et al.  The retinal hypercircuit: a repeating synaptic interactive motif underlying visual function , 2011, The Journal of physiology.

[8]  Payman Zarkesh-Ha An intelligent readout circuit for infrared multispectral remote sensing , 2014, 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS).

[9]  Carver Mead,et al.  Analog VLSI and neural systems , 1989 .

[10]  Andreas G. Andreou,et al.  A bio-inspired event-driven digital readout architecture with pixel-level A/D conversion and non-uniformity correction , 2011, 2011 45th Annual Conference on Information Sciences and Systems.

[11]  Abbas El Gamal,et al.  Folded multiple-capture: an architecture for high dynamic range disturbance-tolerant focal plane array , 2004, SPIE Defense + Commercial Sensing.