The chapter begins from the general idea of twofold state assignment for Mealy FSMs. The method is based on partitioning the set of states by classes. Each internal state is encoded in two ways: as an element of the set of FSM states and as an element of some class of states. It allows implementing any function for a given class using only a single LUT. The structural diagram and design method are proposed for FPGA-based Mealy FSMs with twofold state assignment. Next, it is proposed the formal method allowing to find the partition with minimum amount of classes. It is shown that the twofold state assignment could be combined with encoding of collections of microoperations. There are proposed corresponding models and their synthesis methods. There are proposed methods of diminishing encoding of states and collections of microoperations allowing to diminish the number of logic elements and their interconnections in LUT-based logic circuits The last part of the chapter is devoted to showing results of investigations of proposed methods of structural decomposition. The standard benchmarks are used for conducting the investigations.
[1]
Zainalabedin Navabi,et al.
Embedded Core Design with FPGAs
,
2006
.
[2]
Clive Maxfield.
FPGAs: Instant Access
,
2008
.
[3]
Alexander Barkalov,et al.
Hardware Reduction for Lut–Based Mealy FSMs
,
2018,
Int. J. Appl. Math. Comput. Sci..
[4]
Alexander Barkalov,et al.
Partial reconfiguration of compositional microprogram control units implemented on FPGAS
,
2006
.
[5]
Alberto L. Sangiovanni-Vincentelli,et al.
Multiple-Valued Minimization for PLA Optimization
,
1987,
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.