Distance-Constrained Force-Directed Process Mapping for MPSoC Architectures
暂无分享,去创建一个
Wolfgang Rosenstiel | Alexander Viehl | Oliver Bringmann | Timo Schönwald | W. Rosenstiel | O. Bringmann | A. Viehl | Timo Schönwald
[1] Geert Jan Olsder,et al. Synchronization and Linearity: An Algebra for Discrete Event Systems , 1994 .
[2] W. Dally,et al. Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[3] Ling Xiang,et al. Energy- and Latency-Aware NoC Mapping Based on Chaos Discrete Particle Swarm Optimization , 2010, 2010 International Conference on Communications and Mobile Computing.
[4] Srinivasan Murali,et al. Bandwidth-constrained mapping of cores onto NoC architectures , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.
[5] Ge-Ming Chiu,et al. The Odd-Even Turn Model for Adaptive Routing , 2000, IEEE Trans. Parallel Distributed Syst..
[6] Christos G. Cassandras,et al. Introduction to Discrete Event Systems , 1999, The Kluwer International Series on Discrete Event Dynamic Systems.
[7] Weiping Jing,et al. Energy and thermal aware mapping for mesh-based NoC architectures using multi-objective ant colony algorithm , 2011, 2011 3rd International Conference on Computer Research and Development.
[8] Henry Hoffmann,et al. On-Chip Interconnection Architecture of the Tile Processor , 2007, IEEE Micro.
[9] Wolfgang Rosenstiel,et al. Latency-Optimized Force-directed Process Mapping for MPSoC Architectures , 2012, MBMV.
[10] Radu Marculescu,et al. Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures , 2003, DATE.
[11] Axel Jantsch,et al. Network on Chip : An architecture for billion transistor era , 2000 .
[12] L. Benini,et al. Mapping and physical planning of networks-on-chip architectures with quality-of-service guarantees , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..
[13] Ranga Vemuri,et al. A Force-directed Approach for Fast Generation of Efficient Multi-Port NoC Architectures , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).
[14] Ran Ginosar,et al. Automatic hardware-efficient SoC integration by QoS network on chip , 2004, Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004..
[15] Pierre G. Paulin,et al. Scheduling and Binding Algorithms for High-Level Synthesis , 1989, 26th ACM/IEEE Design Automation Conference.
[16] Pierre G. Paulin,et al. Optimizing Configuration and Application Mapping for MPSoC Architectures , 2009, 2009 NASA/ESA Conference on Adaptive Hardware and Systems.
[17] J. Ramanujam,et al. Modified Force-Directed Scheduling for Peak and Average Power Optimization using Multiple Supply-Voltages , 2006, 2006 IEEE International Conference on IC Design and Technology.
[18] Alois Knoll,et al. Energy-Aware Task Allocation for Network-on-Chip Based Heterogeneous Multiprocessor Systems , 2011, 2011 19th International Euromicro Conference on Parallel, Distributed and Network-Based Processing.
[19] Yingtao Jiang,et al. Power-Aware Mapping for Network-on-Chip Architectures under Bandwidth and Latency Constraints , 2009, 2009 Fourth International Conference on Embedded and Multimedia Computing.
[20] Fernando Gehm Moraes,et al. Energy-aware dynamic task mapping for NoC-based MPSoCs , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).
[21] Srinivas Katkoori,et al. Force-directed scheduling for dynamic power optimization , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.
[22] Pierre G. Paulin,et al. Force-directed scheduling for the behavioral synthesis of ASICs , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[23] Luca Benini,et al. NoC synthesis flow for customized domain specific multiprocessor systems-on-chip , 2005, IEEE Transactions on Parallel and Distributed Systems.
[24] Amit Kumar Singh,et al. Computation and communication aware run-time mapping for NoC-based MPSoC platforms , 2011, 2011 IEEE International SOC Conference.
[25] Srinivasan Murali,et al. SUNMAP: a tool for automatic topology selection and generation for NoCs , 2004, Proceedings. 41st Design Automation Conference, 2004..
[26] Wolfgang Rosenstiel,et al. Optimized software mapping for advanced driver assistance systems , 2012, 7th IEEE International Symposium on Industrial Embedded Systems (SIES'12).
[27] Axel Jantsch,et al. An Analytical Latency Model for Networks-on-Chip , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[28] Luca Benini,et al. Networks on Chips : A New SoC Paradigm , 2022 .
[29] Radu Marculescu,et al. Energy-aware mapping for tile-based NoC architectures under performance constraints , 2003, ASP-DAC '03.