Speeding up pipelined circuits through a combination of gate sizing and clock skew optimization
暂无分享,去创建一个
[1] Alberto Sangiovanni-Vincentelli,et al. Optimization-based transistor sizing , 1988 .
[2] Arvind Srinivasan,et al. Clock routing for high-performance ICs , 1991, DAC '90.
[3] Sung-Mo Kang,et al. An exact solution to the transistor sizing problem for CMOS circuits using convex optimization , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] Robert K. Brayton,et al. Performance optimization of pipelined circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[5] Weitong Chuang,et al. A unified algorithm for gate sizing and clock skew optimization to minimize sequential circuit area , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).
[6] Robert K. Brayton,et al. Minimum padding to satisfy short path constraints , 1993, ICCAD '93.
[7] J. Ecker. Geometric Programming: Methods, Computations and Applications , 1980 .
[8] Ren-Song Tsay,et al. An exact zero-skew clock routing algorithm , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] Robert K. Brayton,et al. Minimum padding to satisfy short path constraints , 1993, ICCAD.
[10] Mark Horowitz,et al. Signal Delay in RC Tree Networks , 1983, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[11] Eby G. Friedman,et al. Circuit synthesis of clock distribution networks based on non-zero clock skew , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.
[12] K.D. Wagner,et al. Clock system design , 1988, IEEE Design & Test of Computers.
[13] Bruce A. Wooley,et al. A 250-MHz skewed-clock pipelined data buffer , 1996 .
[14] Karem A. Sakallah,et al. Optimization Of Critical Paths In Circuits With Level-sensitive Latches , 1992, IEEE/ACM International Conference on Computer-Aided Design.
[15] Weitong Chuang,et al. A unified algorithm for gate sizing and clock skew optimization to minimize sequential circuit area , 1993, ICCAD.
[16] Sachin S. Sapatnekar,et al. A graph-theoretic approach to clock skew optimization , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.
[17] John P. Fishburn,et al. Clock Skew Optimization , 1990, IEEE Trans. Computers.
[18] Karem A. Sakallah,et al. Optimization of critical paths in circuits with level-sensitive latches , 1994, ICCAD.
[19] Robert K. Brayton,et al. Resynthesis of Multi-Phase Pipelines , 1993, 30th ACM/IEEE Design Automation Conference.