Design and Optimization of Inductive-Coupling Links for 3-D-ICs

Recent research in the field of 3-D system integration has looked to the use of inductive-coupling links (ICLs) to provide vertical connectivity without incurring the inflated fabrication and testing costs associated with through-silicon vias. For power-efficient ICL design, optimization of the utilized physical inductor geometries is essential, but currently must be performed manually in a process that can take several hours. As a result, the generation of optimized inductor designs poses a significant challenge. In this paper, we address this challenge in three main contributions: 1) a novel, nonuniform planar inductor layout that exhibits enhanced performance when compared with conventional uniform inductors; 2) a rapid solver for evaluating inductor layouts; and 3) a high-speed optimization algorithm for determining best performing coil pairs. These three contributions are combined as a CAD tool for optimization of ICLs for 3-D-ICs (COIL-3-D). Results demonstrate that COIL-3-D achieves an average accuracy within 7.8% of finite-element tools consuming a small fraction of the time ( $1.5\times 10^{-3}$ %), significantly ameliorating the design of ICL-based 3-D-ICs. We also demonstrate that using COIL-3-D to optimize ICL inductor layouts can yield significant performance (up to 41.5% bandwidth improvement) and power (up to 8.1% power improvement) benefits, when compared with layouts used in prior ICL implementations. For these reasons, this paper unlocks new potential for low-cost, power-efficient 3-D integration using ICLs.

[1]  H. A. Wheeler.  Formulas for the Skin Effect , 1942, Proceedings of the IRE.

[2]  Maysam Ghovanloo,et al.  Design and Optimization of Printed Spiral Coils for Efficient Transcutaneous Inductive Power Transmission , 2007, IEEE Transactions on Biomedical Circuits and Systems.

[3]  S. Wong,et al.  Physical modeling of spiral inductors on silicon , 2000 .

[4]  Glenn S. Smith.  Proximity Effect in Systems of Parallel Conductors , 1972 .

[5]  Vasilis F. Pavlidis,et al.  Contactless Heterogeneous 3-D ICs for Smart Sensing Systems , 2018, Integr..

[6]  Jongsung Lee,et al.  Efficient Calculation of Inductive and Capacitive Coupling Due to Electrostatic Discharge (ESD) Using PEEC Method , 2015, IEEE Transactions on Electromagnetic Compatibility.

[7]  D. Ditzel,et al.  Low-cost 3D chip stacking with ThruChip wireless connections , 2014, 2014 IEEE Hot Chips 26 Symposium (HCS).

[8]  Stephen P. Boyd,et al.  Simple accurate expressions for planar spiral inductances , 1999, IEEE J. Solid State Circuits.

[9]  R. Meyer,et al.  Si IC-compatible inductors and LC passive filters , 1990 .

[10]  Tadahiro Kuroda.  "Wireless Proximity Communications for 3D System Integration" , 2007, 2007 IEEE International Workshop on Radio-Frequency Integration Technology.

[11]  M. G. Strunskii,et al.  The Calculation of Electrical Capacitance , 1971 .

[12]  N. Miura,et al.  A 1.2Gb/s/pin wireless superconnect based on inductive inter-chip signaling (IIS) , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[13]  Paul S. Andry,et al.  Fabrication and characterization of robust through-silicon vias for silicon-carrier applications , 2008, IBM J. Res. Dev..

[14]  Tadahiro Kuroda,et al.  Analytical thruchip inductive coupling channel design optimization , 2016, 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC).

[15]  C. Cané,et al.  Improvement of the quality factor of RF integrated inductors by layout optimization , 1998, 1998 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.98CH36182).

[16]  Ali M. Niknejad,et al.  Analysis and optimization of monolithic inductors and transformers for RF ICs , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[17]  J. Long,et al.  The modeling, characterization, and design of monolithic inductors for silicon RF IC's , 1997, IEEE J. Solid State Circuits.

[18]  Jian Xu,et al.  Demystifying 3D ICs: the pros and cons of going vertical , 2005, IEEE Design & Test of Computers.

[19]  E. Beyne,et al.  3D integration by Cu-Cu thermo-compression bonding of extremely thinned bulk-Si die containing 10 μm pitch through-Si vias , 2006, 2006 International Electron Devices Meeting.

[20]  Tadahiro Kuroda,et al.  QUEST: A 7.49TOPS multi-purpose log-quantized DNN inference engine stacked on 96MB 3D SRAM using inductive-coupling technology in 40nm CMOS , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[21]  W. C. Finley,et al.  High Q inductors for wireless applications in a complementary silicon bipolar process , 1994, Proceedings of IEEE Bipolar/BiCMOS Circuits and Technology Meeting.

[22]  Tadahiro Kuroda,et al.  An image sensor/processor 3D stacked module featuring ThruChip interfaces , 2017, 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC).

[23]  B. Baron,et al.  Self inductance of long conductor of rectangular cross section , 2012 .

[24]  John H. Lau,et al.  TSV manufacturing yield and hidden costs for 3D IC integration , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[25]  Shidhartha Das,et al.  A high-speed design methodology for inductive coupling links in 3D-ICs , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[26]  M. Dudek,et al.  Chosen electrical and stability properties of surface and embedded planar PCB inductors , 2008, Information Security Solutions Europe.

[27]  Tadahiro Kuroda,et al.  Design and analysis for ThruChip design for manufacturing (DFM) , 2015, The 20th Asia and South Pacific Design Automation Conference.

[28]  Vasilis F. Pavlidis,et al.  Efficient Modeling of Crosstalk Noise on Power Distribution Networks for Contactless 3-D ICs , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[29]  T. Sakurai,et al.  Analysis and design of inductive coupling and transceiver circuit for inductive inter-chip wireless superconnect , 2005, IEEE Journal of Solid-State Circuits.

[30]  Tadahiro Kuroda,et al.  An inductive-coupling link for 3D integration of a 90nm CMOS processor and a 65nm CMOS SRAM , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[31]  Bashir I. Morshed,et al.  PSC Optimization of 13.56-MHz Resistive Wireless Analog Passive Sensors , 2017, IEEE Transactions on Microwave Theory and Techniques.

[32]  Marco Ferrari,et al.  Design, Simulation And Testing Of Planar Spiral Coils For The Time-Gated Interrogation Of Quartz Resonator Sensors , 2014, ECMS.

[33]  V. Dragoi,et al.  Key enabling processes for more-than-moore technologies , 2012, 2012 IEEE International SOI Conference (SOI).

[34]  Vwani P. Roychowdhury,et al.  RF/wireless interconnect for inter- and intra-chip communications , 2001, Proc. IEEE.