Transmutable telecom system and its application

The paper describes a transmutable telecom system called ATTRACTOR, which uses more than 100 FPGAs, and features both reconfigurability and high performance. There are two key innovations. One is the board-level modularity concept that allows different functions to be implemented on different boards individually. The other is a high-speed serial link mechanism that provides excellent inter-board communication without sacrificing performance. Thus this system can be completely reconstructed to suit different applications by arranging different board combinations and reconfiguring each board. Using ATTRACTOR, we realized an IP packet forwarder, which is very speed-intensive telecom function, that has to decide the next-hop address of each incoming IP packet and send it out on-the-fly. It was confirmed that the function works well in a real ATM-LAN environment.

[1]  Ing-Jer Huang,et al.  Synthesis of Instruction Sets for Pipelined Microprocessors , 1994, 31st Design Automation Conference.

[2]  Jonathan M. Smith,et al.  P4: A platform for FPGA implementation of protocol boosters , 1997, FPL.

[3]  Toshiaki Miyazaki,et al.  CAD-oriented FPGA and dedicated CAD system for telecommunications , 1997, FPL.

[4]  K. Hayashi,et al.  A novel approach to network router/bridge for nationwide intranet , 1997, Proceedings of ICICS, 1997 International Conference on Information, Communications and Signal Processing. Theme: Trends in Information Systems Engineering and Wireless Multimedia Communications (Cat..

[5]  Giovanni De Micheli,et al.  Hardware-software cosynthesis for digital systems , 1993, IEEE Design & Test of Computers.

[6]  Eric Hoffman,et al.  Ipsilon Flow Management Protocol Specification for IPv4 Version 1.0 , 1996, RFC.

[7]  A. Alomary,et al.  An ASIP instruction set optimization algorithm with functional module sharing constraint , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[8]  Toshiaki Miyazaki,et al.  FORM: a frame-oriented representation method for digital telecommunication system design , 1996, Proceedings ED&TC European Design and Test Conference.

[9]  Raif O. Onvural,et al.  Asynchronous Transfer Mode Networks: Performance Issues, Second Edition , 1993 .

[10]  Toshiaki Miyazaki,et al.  More wires and fewer LUTs: a design methodology for FPGAs , 1998, FPGA '98.

[11]  Kazuhiro Shirakawa,et al.  Innovative system-level design environment based on FORM for transport processing system , 1998, Proceedings Design, Automation and Test in Europe.

[12]  Raif O. Onvural.  Asynchronous Transfer Mode Networks: Performance Issues, Second Edition , 1995 .

[13]  Duncan A. Buell,et al.  Splash 2 - FPGAs in a custom computing machine , 1996 .

[14]  Toshiaki Miyazaki,et al.  PROTEUS: programmable hardware for telecommunication systems , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[15]  Masaharu Imai,et al.  An ASIP instruction set optimization algorithm with functional module sharing constraint , 1993, ICCAD.