A clock boosting scheme for low voltage circuits

Limitations in operation of analog switches at very low voltages have caused many problems in design of these types of switched capacitor circuits and data converters. In this paper by modifying a recently proposed clock boosting circuit, we could obtain a new structure with better performance for very low voltage circuits. This method requires simpler digital circuits in comparison with previously reported structures, as well as less number of transistors and smaller chip area. This method can be used for sampling the full swing signals with supply voltages as low as 0.4 volt.

[1]  Gabor C. Temes,et al.  Low-voltage switched-capacitor circuits , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[2]  Andreas Kaiser,et al.  Input switch configuration suitable for rail-to-rail operation of switched-opamp circuits , 1999 .

[3]  R. Halim,et al.  A 1.8 V 94 dB dynamic range /spl Sigma//spl Delta/ modulator for voice applications , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[4]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[5]  Mustafa Keskin,et al.  A low-voltage CMOS switch with a novel clock boosting scheme , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Michiel Steyaert,et al.  Switched-opamp: an approach to realize full CMOS switched-capacitor circuits at very low power supply voltages , 1994, IEEE J. Solid State Circuits.

[7]  R. Castello,et al.  1.5 V High Performance S.C. Filters in BiCMOS Technology , 1990, ESSCIRC '90: Sixteenth European Solid-State Circuits Conference.

[8]  Paul R. Gray,et al.  A 1.5 V, 10-bit, 14 MS/s CMOS pipeline analog-to-digital converter , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).