FPGA implementation of fast FIR low pass filter for EMG removal from ECG signal
暂无分享,去创建一个
[1] A. Luna,et al. Basic Electrocardiography: Normal and Abnormal ECG Patterns , 2007 .
[2] Jie Zhang,et al. A high-speed, programmable, CSD coefficient FIR filter , 2002, IEEE Trans. Consumer Electron..
[3] Joseph B. Evans. Efficient FIR filter architectures suitable for FPGA implementation , 1994 .
[4] John G. Proakis,et al. Digital Signal Processing: Principles, Algorithms, and Applications , 1992 .
[5] Richard G. Lyons,et al. Understanding Digital Signal Processing , 1996 .
[6] Gari D. Clifford,et al. Signal processing methods for heart rate variability , 2002 .
[7] Bede Liu,et al. A high speed programmable digital FIR filter , 1990, International Conference on Acoustics, Speech, and Signal Processing.
[8] H. T. Nagle,et al. A comparison of the noise sensitivity of nine QRS detection algorithms , 1990, IEEE Transactions on Biomedical Engineering.
[9] M. R. Neuman,et al. QRS wave detection , 2006, Medical and Biological Engineering and Computing.
[10] Zainul Abedin,et al. 12 Lead ECG Interpretation: The Self-Assessment Approach , 1989 .
[11] Willis J. Tompkins,et al. A Real-Time QRS Detection Algorithm , 1985, IEEE Transactions on Biomedical Engineering.
[12] Atul Luthra. ECG Made Easy , 2005 .
[13] E. Estrada,et al. Accurate derivation of heart rate variability signal for detection of sleep disordered breathing in children , 2004, The 26th Annual International Conference of the IEEE Engineering in Medicine and Biology Society.