RSA Encryption/Decryption Implementation Based on Zedboard

This paper implements a 1024-bit RSA encryption/decryption system based on Zedboard, a product of Xilinx. It adopts some improved algorithms included limiting the intermediate product of multiplication and Chinese Remained Theorem(CRT) to improve the computing efficiency. It mainly optimizes the structure of system to satisfy the limited resource of Zedboard through the hardware-software codesign which makes the resource used effectively.

[1]  Srinivasa Attili,et al.  PS and PL Ethernet Performance and Jumbo Frame Support with PL Ethernet in the Zynq-7000 AP SoC , 2013 .

[2]  Adi Shamir,et al.  A method for obtaining digital signatures and public-key cryptosystems , 1978, CACM.

[3]  Ankit Anand,et al.  Implementation of RSA Algorithm on FPGA , 2012 .

[4]  JaeCheol Ha,et al.  A Secure and Practical CRT-Based RSA to Resist Side Channel Attacks , 2004, ICCSA.

[5]  Chung-Hsien Wu,et al.  RSA cryptosystem design based on the Chinese remainder theorem , 2001, Proceedings of the ASP-DAC 2001. Asia and South Pacific Design Automation Conference 2001 (Cat. No.01EX455).

[6]  Shuzo Yajima,et al.  Modular Multiplication Hardware Algorithms with a Redundant Representation and Their Application to RSA Cryptosystem , 1992, IEEE Trans. Computers.

[7]  Sushanta Kumar Sahu,et al.  FPGA Implementation of RSA Encryption System , 2011 .

[8]  N. Ravi Shankar,et al.  A New Modular Multiplication Method in Public Key Cryptosystem , 2013, Int. J. Netw. Secur..

[9]  J. Quisquater,et al.  Fast decipherment algorithm for RSA public-key cryptosystem , 1982 .

[10]  Nadia Nedjah,et al.  Three hardware architectures for the binary modular exponentiation: sequential, parallel, and systolic , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Chien-Yuan Chen,et al.  A fast modular multiplication method based on the Lempel-Ziv binary tree , 1999, Comput. Commun..

[12]  Louis Goubin,et al.  Formal verification of a CRT-RSA implementation against fault attacks , 2013, Journal of Cryptographic Engineering.

[13]  Gurpreet Kaur,et al.  An Efficient Implementation of RSA Algorithm using FPGA and Big Prime Digit , 2013 .

[14]  Jean-Pierre Deschamps,et al.  Modular Multiplication and Exponentiation Architectures for Fast RSA Cryptosystem Based on Digit Serial Computation , 2011, IEEE Transactions on Industrial Electronics.

[15]  Alfred Menezes,et al.  Handbook of Applied Cryptography , 2018 .

[16]  Bo Song,et al.  The Parallel FDFM Processor Core Approach for CRT-based RSA Decryption , 2012, Int. J. Netw. Comput..