An ultra low-power rail-to-rail comparator for ADC designs
暂无分享,去创建一个
[1] Eisse Mensink,et al. A Low-Offset Double-Tail Latch-Type Voltage Sense Amplifier , 2007 .
[2] Phillip E Allen,et al. CMOS Analog Circuit Design , 1987 .
[3] Chih-Cheng Hsieh,et al. A new rail-to-rail comparator with adaptive power control for low power SAR ADCs in biomedical application , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.
[4] Pedro M. Figueiredo,et al. Kickback noise reduction techniques for CMOS latched comparators , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.
[5] Howard Tang,et al. An energy recovery approach for a charge redistribution successive approximation ADC , 2010, 2010 International Conference on Microelectronics.
[6] Jia Chen,et al. A low-kickback-noise latched comparator for high-speed flash analog-to-digital converters , 2005, IEEE International Symposium on Communications and Information Technology, 2005. ISCIT 2005..
[7] Chao Yuan,et al. A novel low-voltage low-power SAR ADC for biomedical applications , 2011, 2011 IEEE 9th International New Circuits and systems conference.
[8] Akira Matsuzawa,et al. An experimental 0.6-V 57.5-fJ/conversion-step 250-kS/s 8-bit rail-to-rail successive approximation ADC in 0.18µm CMOS , 2009, 2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009).