Performance Evaluation of Compiler Controlled Power Saving Scheme

Multicore processors, or chip multiprocessors, which allow us to realize low power consumption, high effective performance, good cost performance and short hardware/software development period, are attracting much attention. In order to achieve full potential of multicore processors, cooperation with a parallelizing compiler is very important. The latest compiler extracts multilevel parallelism, such as coarse grain task parallelism, loop parallelism and near fine grain parallelism, to keep parallel execution efficiency high. It also controls voltage and clock frequency of processors carefully to reduce energy consumption during execution of an application program. This paper evaluates performance of compiler controlled power saving scheme which has been implemented in OSCAR multigrain parallelizing compiler. The developed power saving scheme realizes voltage/ frequency control and power shutdown of each processor core during coarse grain task parallel processing. In performance evaluation, when static power is assumed as one-tenth of dynamic power, OSCAR compiler with the power saving scheme achieved 61.2 percent energy reduction for SPEC CFP95 applu without performance degradation on 4 processors and 87.4 percent energy reduction for mpeg2encode, 88.1 percent energy reduction for SPEC CFP95 tomcatv and 84.6 percent energy reduction for applu with real-time deadline constraint on 4 processors.

[1]  Jun Shirako,et al.  Performance of OSCAR Multigrain Parallelizing Compiler on SMP Servers , 2004, LCPC.

[2]  Hironori Kasahara.  Multi-grain parallelizing compilation scheme for OSCAR , 1991 .

[3]  Monica S. Lam,et al.  Maximizing Multiprocessor Performance with the SUIF Compiler , 1996, Digit. Tech. J..

[4]  Atsuhiro Suga,et al.  Introducing the FR500 Embedded Microprocessor , 2000, IEEE Micro.

[5]  John Cornish.  Balanced energy optimization , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).

[6]  Jun Shirako,et al.  Selective inline expansion for improvement of multi grain parallelism , 2004, Parallel and Distributed Computing and Networks.

[7]  Hiroki Honda,et al.  A Compilation Scheme for Macro-Dataflow Computation on Hierarchical Multiprocessor Systems , 1990, ICPP.

[8]  Jun Shirako,et al.  Parallelizing Compilation Scheme for Reduction of Power Consumption of Chip Multiprocessors , 2005 .

[9]  Jun Shirako,et al.  Hierarchical Parallelism Control for Multigrain Parallel Processing , 2002, LCPC.

[10]  Michael Wolfe,et al.  High performance compilers for parallel computing , 1995 .

[11]  S. Asano,et al.  The design and implementation of a first-generation CELL processor , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[12]  Hiroki Honda,et al.  Coarse grain parallelism detection scheme of a fortran program , 1991, Systems and Computers in Japan.

[13]  Margaret Martonosi,et al.  Formal online methods for voltage/frequency control in multiple clock domain microprocessors , 2004, ASPLOS XI.

[14]  Margaret Martonosi,et al.  Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[15]  David A. Padua,et al.  On the Automatic Parallelization of the Perfect Benchmarks , 1998, IEEE Trans. Parallel Distributed Syst..

[16]  Hiroki Honda,et al.  Parallel processing of near fine grain tasks using static scheduling on OSCAR (optimally scheduled advanced multiprocessor) , 1990, Proceedings SUPERCOMPUTING '90.

[17]  Balaram Sinharoy,et al.  IBM Power5 chip: a dual-core multithreaded processor , 2004, IEEE Micro.

[18]  Hiroshi Kawaguchi,et al.  /spl mu/ITRON-LP: power-conscious real-time OS based on cooperative voltage scaling for multimedia applications , 2005, IEEE Transactions on Multimedia.

[19]  K. Kimura,et al.  Parallel Processing using Data Localization for MPEG2 Encoding on OSCAR Chip Multiprocessor , 2004, Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA'04).

[20]  Michael C. Huang,et al.  Dynamically Tuning Processor Resources with Adaptive Processing , 2003, Computer.

[21]  Hiroki Honda,et al.  A Multi-Grain Parallelizing Compilation Scheme for OSCAR (Optimally Scheduled Advanced Multiprocessor) , 1991, LCPC.

[22]  Jun Shirako,et al.  Compiler Control Power Saving Scheme for Multi Core Processors , 2005, LCPC.