Evolutionary design and FPGA implementation of digital filters

This paper discusses the use of evolutionary algorithms to design digital circuits. It is shown that evolutionary design can be fully compliant with the existing design methodologies. Moreover, the evolutionary design is capable to perform a better exploration of the design space, and therefore it can find solutions having different features with respect to conventional design. In some cases, evolved circuits can have better performances, or they can be optimized with respect to different parameters. An example on design of a multi-rate digital filter with reduced power consumption is presented and discussed. FPGA implementation demonstrates that evolutionary design can lead to both area and power saving with respect to conventional design.

[1]  Jack Dongarra,et al.  MPI: The Complete Reference , 1996 .

[2]  James C. Candy,et al.  Decimation for Sigma Delta Modulation , 1986, IEEE Trans. Commun..

[3]  M. Brambilla,et al.  High speed FIR filters for digital decimation , 1999, Proceedings. XII Symposium on Integrated Circuits and Systems Design (Cat. No.PR00387).

[4]  Yoshiaki Tadokoro,et al.  A simple design of FIR filters with powers-of-two coefficients , 1988 .

[5]  C. Sidney Burrus,et al.  Multirate filter designs using comb filters , 1984 .

[6]  David B. Fogel,et al.  Evolutionary algorithms in theory and practice , 1997, Complex.

[7]  Julian Francis Miller,et al.  Cartesian genetic programming , 2000, GECCO '10.

[8]  Leland B. Jackson.  Signals, systems, and transforms , 1991 .

[9]  Julian Francis Miller,et al.  Principles in the Evolutionary Design of Digital Circuits—Part II , 2000, Genetic Programming and Evolvable Machines.

[10]  Massoud Pedram,et al.  Power minimization in IC design: principles and applications , 1996, TODE.

[11]  Peter Pirsch,et al.  Architectures for digital signal processing , 1998 .

[12]  Peter S. Pacheco.  Parallel programming with MPI , 1996 .

[13]  M. Ahmadi,et al.  Design of 1-D FIR filters with genetic algorithms , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[14]  Roberto Rossi,et al.  An Evolutionary Approach to Automatic Generation of VHDL Code for Low-Power Digital Filters , 2001, EuroGP.

[15]  Kazutoshi Wakabayashi,et al.  C-based SoC design flow and EDA tools: an ASIC and system vendorperspective , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Emmanuel C. Ifeachor,et al.  Automatic design of frequency sampling filters by hybrid genetic algorithm techniques , 1998, IEEE Trans. Signal Process..

[17]  Alan V. Oppenheim,et al.  Signals & systems (2nd ed.) , 1996 .

[18]  E. Hogenauer,et al.  An economical class of digital filters for decimation and interpolation , 1981 .

[19]  Guido Torelli,et al.  A multiplierless decimation filter for /spl Sigma//spl Delta/ A/D conversion , 2002, 9th International Conference on Electronics, Circuits and Systems.

[20]  S. Biyiksiz,et al.  Multirate digital signal processing , 1985, Proceedings of the IEEE.

[21]  Marc Snir,et al.  The MPI core , 1998 .

[22]  John R. Koza,et al.  Genetic programming - on the programming of computers by means of natural selection , 1993, Complex adaptive systems.

[23]  Chi-Ying Tsui,et al.  Power estimation methods for sequential logic circuits , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[24]  Paul J. Layzell,et al.  Explorations in design space: unconventional electronics design through artificial evolution , 1999, IEEE Trans. Evol. Comput..