Statistical power estimation for FPGAs

This article presents a power estimation tool integrated with an FPGA design flow. It is able to estimate total and individual-node average power consumption for combinational blocks. The tool is based on the statistical approach, allowing the user to specify the tolerated error and confidence level of the power estimation. An important feature of this software is the short pulse filtration that leads, in other case, to overestimation. Power maps generation is implemented to help both to detect hot-spots, and perform a power optimization. These maps show the power at every physical position in the die. Several circuits have been tested in order to demonstrate the tool features and usability. The estimated values of dynamic power have been compared with physical measurements for Virtex and Virtex-E devices.

[1]  Ping Yang,et al.  A Monte Carlo approach for power estimation , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Jason Helge Anderson,et al.  Power estimation techniques for FPGAs , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  F.N. Najm.  Estimating power dissipation in VLSI circuits , 1994, IEEE Circuits and Devices Magazine.

[4]  Farid N. Najm,et al.  Statistical Estimation of the , Switching Activity in VLSI Circuits , 1998, VLSI Design.

[5]  Farid N. Najm,et al.  Accurate power estimation for large sequential circuits , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[6]  F. Cardells-Tormo,et al.  Area-optimized implementation of quadrature direct digital frequency synthesizers on LUT-based FPGAs , 2003 .

[7]  Li Shang,et al.  Dynamic power consumption in Virtex™-II FPGA family , 2002, FPGA '02.

[8]  Jorge Juan-Chico,et al.  Measurement of the Switching Activity of CMOS Digital Circuits at the Gate Level , 2002, PATMOS.

[9]  Gustavo Sutter,et al.  A Tool for Activity Estimation in FPGAs , 2002, FPL.

[10]  Gustavo Sutter,et al.  Low-Power FSMs in FPGA: Encoding Alternatives , 2002, PATMOS.

[11]  Kaushik Roy,et al.  Accurate power estimation of CMOS sequential circuits , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Gustavo Sutter,et al.  FSM Decomposition for Low Power in FPGA , 2002, FPL.

[13]  Eduardo I. Boemo,et al.  Power analysis and estimation tool integrated with XPOWER , 2004, FPGA '04.

[14]  Jason Cong,et al.  Architecture evaluation for power-efficient FPGAs , 2003, FPGA '03.

[15]  Massoud Pedram,et al.  Design Technologies for Low Power VLSI , 1995 .