MOSFET ZTC condition analysis for a self-biased current reference design

In this paper a self-biased current reference based on Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET) Zero Temperature Coefficient (ZTC) condition is proposed. It can be implemented in any Complementary Metal-Oxide-Semiconductor (CMOS) fabrication process and provides another alternative to design current references. In order to support the circuit design, ZTC condition is analyzed using a MOSFET model that is continuous from weak to strong inversion, showing that this condition always occurs from moderate to strong inversion in any CMOS process. The proposed topology was designed in a 180 nm process, operates with a supply voltage from 1.4V to 1.8 V and occupies around 0.010mm2 of silicon area. From circuit simulations our reference showed a temperature coefficient (TC) of 15 ppm/oC from -40 to +85oC, and a fabrication process sensitivity of σ/μ = 4.5% for the current reference, including average process and local mismatch variability analysis. The simulated power supply sensitivity is estimated around 1%/V.

[1]  Carlos Galup-Montoro,et al.  The Advanced Compact MOSFET (ACM) Model for Circuit Analysis and Design , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[2]  C. Fiocchi,et al.  Curvature compensated BiCMOS bandgap with 1 V supply voltage , 2001, Proceedings of the 26th European Solid-State Circuits Conference.

[3]  Abdelhalim Bendali,et al.  A 1-V CMOS Current Reference With Temperature and Process Compensation , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  K. Sakui,et al.  A CMOS bandgap reference circuit with sub-1-V operation , 1999 .

[5]  Pavan Kumar Hanumolu,et al.  Constant transconductance bias circuit with an on-chip resistor , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[6]  Sergio Bampi,et al.  Sub-1 V band-gap based and MOS threshold-voltage based voltage references in 0.13 µm CMOS , 2015 .

[7]  R. J. Widlar,et al.  New developments in IC voltage regulators , 1970 .

[8]  K. Ng,et al.  The Physics of Semiconductor Devices , 2019, Springer Proceedings in Physics.

[9]  Liang Li,et al.  A CMOS Bandgap Reference with Temperature Compensation , 2014 .

[10]  Wei Liu,et al.  A resistor-free temperature-compensated CMOS current reference , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[11]  Paolo Stefano Crovetti,et al.  A new compact temperature-compensated CMOS current reference , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Brian Moore,et al.  A CMOS voltage reference using compensation of mobility and threshold voltage temperature effects , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[13]  I. Filanovsky,et al.  Mutual compensation of mobility and threshold voltage temperature effects with applications in CMOS circuits , 2001 .

[14]  Changsik Yoo,et al.  CMOS current reference with supply and temperature compensation , 2007 .

[15]  Carlos Galup-Montoro,et al.  A 2-nW 1.1-V self-biased current reference in CMOS technology , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[16]  Carlos Galup-Montoro,et al.  CMOS Analog Design Using All-Region MOSFET Modeling: Introduction to analog CMOS design , 2010 .

[17]  Tomasz Borejko,et al.  A resistorless current reference source for 65 nm CMOS technology with low sensitivity to process, supply voltage and temperature variations , 2011, 14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems.

[18]  A. Boni,et al.  Op-amps and startup circuits for CMOS bandgap references with near 1-V supply , 2002, IEEE J. Solid State Circuits.

[19]  Sergio Bampi,et al.  Resistorless switched-capacitor bandgap voltage reference with low sensitivity to process variations , 2013 .