Iterative FPGA Implementation Easing Safety Certification for Mixed-Criticality Embedded Real-Time Systems

The design and operation of an aircraft, a railway, and a nuclear power station that include either safety-critical or safety-related systems require a proof that its safety is assured. The process providing this proof is called certification. This paper suggests an iterative FPGA implementation and iterative certification concept for FPGA-based systems to provide design-time adaptability while the complexity is still kept low to ease certification. The practical evaluation of this concept demonstrates that reuse at implementation level of a previously implemented part is to 100% usable for iterative certification. Regarding the resource utilization and complexity, the evaluation shows that there are potential savings in resource utilization and complexity compared to conventional run-time configurable designs. Iterative certification reduces the recertification of a whole design to a recertification of the changed part only and a verification tool qualification. It is shown that tool qualification can be accomplished with relatively moderate effort. Therefore, the presented concept substantially eases the certification process when using modular design and building block reuse.

[1]  Paul Chow,et al.  Using Partial Reconfiguration and Message Passing to Enable FPGA-Based Generic Computing Platforms , 2012, Int. J. Reconfigurable Comput..

[2]  Andreas Herkersdorf,et al.  Resource-efficient Sequential Architecture for FPGA-based DAB Receiver , 2008 .

[3]  Andreas Herkersdorf,et al.  Hardware-Based I/O Virtualization for Mixed Criticality Real-Time Systems Using PCIe SR-IOV , 2013, 2013 IEEE 16th International Conference on Computational Science and Engineering.

[4]  Cameron D. Patterson,et al.  PATIS: Using partial configuration to improve static FPGA design productivity , 2010, 2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW).

[5]  A. Wilson,et al.  Incremental certification and Integrated Modular Avionics , 2009, IEEE Aerospace and Electronic Systems Magazine.

[6]  Increasing Productivity With Quartus II Incremental Compilation , 1998 .

[7]  Andreas Herkersdorf,et al.  Temporal Separation for Hardware-Based I/O Virtualization for Mixed-Criticality Embedded Real-Time Systems Using PCIe SR-IOV , 2014, ARCS Workshops.

[8]  Tim Kelly,et al.  The Who, Where, How, Why And When of Modular and Incremental Certification , 2007 .

[9]  J. Palicot,et al.  Partial Reconfiguration of FPGAs for Dynamical Reconfiguration of a Software Radio Platform , 2007, 2007 16th IST Mobile and Wireless Communications Summit.

[10]  Fabienne Nouvel,et al.  A Flexible System Level Design Methodology Targeting Run-Time Reconfigurable FPGAs , 2008, EURASIP J. Embed. Syst..