Minimal-Power, Delay-Balanced Smart Repeaters for Global Interconnects in the Nanometer Regime

A smart repeater is proposed for driving capacitively-coupled, global-length on-chip interconnects that alters its drive strength dynamically to match the relative bit pattern on the wires and thus the effective capacitive load. This is achieved by partitioning the driver into main and assistant drivers; for a higher effective load capacitance both drivers switch, while for a lower effective capacitance the assistant driver is quiet. In a UMC 0.18-mum technology the potential energy saving is around 10% and the reduction in jitter 20%, in comparison to a traditional repeater for typical global wire lengths. It is also shown that the average energy saving for nanometer technologies is in the range of 20% to 25%. The driver architecture exploits the fact that as feature sizes decrease, the capacitive load per transistor shrinks, whereas global wire loads remain relatively unchanged. Hence, the smaller the technology, the greater the potential saving.

[1]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[2]  A. R. Newton,et al.  Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .

[3]  Masakazu Yamashina,et al.  Capacitance coupling immune, transient sensitive accelerator for resistive interconnect signals of subquarter micron ULSI , 1996 .

[4]  S. Muddu,et al.  Interconnect tuning strategies for high-performance ICs , 1998, Proceedings Design, Automation and Test in Europe.

[5]  Li-Rong Zheng,et al.  Accurate a priori signal integrity estimation using a multilevel dynamic interconnect model for deep submicron VLSI design , 2000, Proceedings of the 26th European Solid-State Circuits Conference.

[6]  P. Gargini,et al.  The International Technology Roadmap for Semiconductors (ITRS): "Past, present and future" , 2000, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuits Symposium. 22nd Annual Technical Digest 2000. (Cat. No.00CH37084).

[7]  A. Chandrakasan,et al.  Analysis and implementation of charge recycling for deep sub-micron buses , 2001, ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581).

[8]  Wayne P. Burleson,et al.  Boosters for driving long on-chip interconnects: design issues, interconnect synthesis and comparison with repeaters , 2001, ISPD '01.

[9]  Wayne P. Burleson,et al.  Boosters for driving long onchip interconnects - design issues, interconnect synthesis, and comparison with repeaters , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  A. Katoch,et al.  Aggressor aware repeater circuits for improving on-chip bus performance and robustness , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[11]  Hannu Tenhunen,et al.  Maximizing throughput over parallel wire structures in the deep submicrometer regime , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Himanshu Kaul,et al.  Low-power on-chip communication based on transition-aware global signaling (TAGS) , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Shih-Lun Chen,et al.  Interconnect accelerating techniques for sub-100-nm gigascale systems , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Uri C. Weiser,et al.  Interconnect-power dissipation in a microprocessor , 2004, SLIP '04.

[15]  Hannu Tenhunen,et al.  Switching Sensitive Driver Circuit to Combat Dynamic Delay in On-Chip Buses , 2005, PATMOS.

[16]  Yu Cao,et al.  New Generation of Predictive Technology Model for Sub-45 nm Early Design Exploration , 2006, IEEE Transactions on Electron Devices.

[17]  Yu Cao,et al.  Predictive Technology Model for Nano-CMOS Design Exploration , 2006, 2006 1st International Conference on Nano-Networks and Workshops.

[18]  Hannu Tenhunen,et al.  Minimal-power, delay-balanced smart repeaters for interconnects in the nanometer regime , 2006, SLIP '06.