Study of SEU effects in circuits developed in 110 nm CMOS technology