Impact of Power-Clock Network on Adiabatic Logic