COOL-0: Design of an RSFQ subsystem for petaflops computing
暂无分享,去创建一个
[1] Dmitri V. Averin,et al. Electron transport in mesoscopic disordered superconductor-normal-metal-superconductor junctions , 1997 .
[2] V. Semenov,et al. RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems , 1991, IEEE Transactions on Applied Superconductivity.
[3] Averin,et al. ac Josephson Effect in a Single Quantum Channel. , 1995, Physical review letters.
[4] Burton J. Smith. Architecture And Applications Of The HEP Multiprocessor Computer System , 1982, Optics & Photonics.
[5] K. Likharev,et al. Rapid single flux quantum T-flip flop operating up to 770 GHz , 1999, IEEE Transactions on Applied Superconductivity.
[6] A.W. Kleinsasser,et al. Effect of growth conditions on the electrical properties of Nb/Al-oxide/Nb tunnel junctions , 1995, IEEE Transactions on Applied Superconductivity.
[7] Guang R. Gao,et al. Steps to Petaflops computing: a hybrid technology multithreaded architecture , 1997, 1997 IEEE Aerospace Conference.
[8] D.Yu. Zinoviev,et al. CNET: design of an RSFQ switching network for petaflops-scale computing , 1999, IEEE Transactions on Applied Superconductivity.
[9] Konstantin K. Likharev,et al. Superconductors speed up computation , 1997 .
[10] Dean M. Tullsen,et al. Simultaneous multithreading: a platform for next-generation processors , 1997, IEEE Micro.
[11] M. Leung,et al. Manufacturability of superconductor electronics for a petaflops-scale computer , 1999, IEEE Transactions on Applied Superconductivity.
[12] S. Tahara,et al. A 380 ps, 9.5 mW Josephson 4-Kbit RAM operated at a high bit yield , 1995, IEEE Transactions on Applied Superconductivity.
[13] Guang R. Gao,et al. Hybrid technology multithreaded architecture , 1996, Proceedings of 6th Symposium on the Frontiers of Massively Parallel Computation (Frontiers '96).
[14] Kozo Kimura,et al. An elementary processor architecture with simultaneous instruction issuing from multiple threads , 1992, ISCA '92.
[15] Y. Kameda,et al. Self-timed parallel adders based on DI RSFQ primitives , 1999, IEEE Transactions on Applied Superconductivity.
[16] P. Bunyk,et al. Case study in RSFQ design: fast pipelined parallel adder , 1999, IEEE Transactions on Applied Superconductivity.
[17] K. Likharev,et al. Pulse jitter and timing errors in RSFQ circuits , 1999, IEEE Transactions on Applied Superconductivity.
[18] Anant Agarwal,et al. APRIL: a processor architecture for multiprocessing , 1990, ISCA '90.