Leakage in Nanometer CMOS Technologies (Series on Integrated Circuits and Systems)
暂无分享,去创建一个
[1] C. Mead,et al. Fundamental limitations in microelectronics—I. MOS technology , 1972 .
[2] D. Antoniadis,et al. Physics and technology of ultra short channel MOSFET devices , 1991, International Electron Devices Meeting 1991 [Technical Digest].
[3] Anantha P. Chandrakasan,et al. Low-power CMOS digital design , 1992 .
[4] T. Fujita,et al. A 0.9 V 150 MHz 10 mW 4 mm/sup 2/ 2-D discrete cosine transform core processor with variable-threshold-voltage scheme , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[5] G.E. Moore,et al. Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.
[6] M. Schulz. The end of the road for silicon? , 1999, Nature.
[7] Jong-Ho Lee,et al. Super self-aligned double-gate (SSDG) MOSFETs utilizing oxidation rate difference and selective epitaxy , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).
[8] D. Muller,et al. The electronic structure at the atomic scale of ultrathin gate oxides , 1999, Nature.
[9] Vivek De,et al. Effectiveness of reverse body bias for leakage control in scaled dual Vt CMOS ICs , 2001, ISLPED '01.
[10] Suman Datta,et al. Silicon nano-transistors for logic applications , 2003 .
[11] David Blaauw,et al. Analysis and minimization techniques for total leakage considering gate oxide leakage , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).