Neuron-MOS-based association hardware for real-time event recognition
暂无分享,去创建一个
[1] Tadashi Shibata,et al. Neuron MOS winner-take-all circuit and its application to associative memory , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[2] Tadashi Shibata,et al. Clocked-neuron-MOS logic circuits employing auto-threshold-adjustment , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.
[3] N. Tanaka,et al. A low-noise Bi-CMOS linear image sensor with auto-focusing function , 1989 .
[4] W. Pitts,et al. A Logical Calculus of the Ideas Immanent in Nervous Activity (1943) , 2021, Ideas That Created the Future.
[5] N. Tanaka,et al. A novel bipolar imaging device with self-noise-reduction capability , 1989 .
[6] Tadahiro Ohmi,et al. An intelligent MOS transistor featuring gate-level weighted sum and threshold operations , 1991, International Electron Devices Meeting 1991 [Technical Digest].
[7] Masahiko Yoshimoto,et al. A half-pel precision MPEG2 motion-estimation processor with concurrent three-vector search , 1995 .