A CMOS 0.25-/spl mu/m continuous-time FIR filter with 125 ps per tap delay as a fractionally spaced receiver equalizer for 1-gb/s data transmission

This paper presents a CMOS 0.25-/spl mu/m continuous-time 6-tap FIR filter that is used as a fractionally spaced receiver equalizer for 1-Gb/s data transmission. Each tap of the FIR filter delay line is realized with a second-order low-pass filter. Simulations show that the tap delay can be tuned from 100 ps to 300 ps while keeping a constant group delay within the bandwidth of 2.1 GHz and 800 MHz correspondingly. Experimental results show that the FIR filter can successfully recover a 1-Gb/s differential digital signal that has been transmitted over a 220-inch PCB trace which causes -31.48-dB attenuation at the symbol rate frequency of 1 GHz. The measured bit error rate after equalization is less than 10/sup -12/ over a 750-ps sampling range, compared to a 10/sup -2/ bit-error rate before equalization. Also presented are the measurement results comparing the horizontal and the vertical openings of the signals before and after equalization for PCB traces with different length. The chip dissipates 45 mW from a 2.5-V supply and occupies 0.33/spl times/0.27 mm/sup 2/ in a 0.25-/spl mu/m CMOS process.

[1]  G. Feygin,et al.  A 160 MHz analog equalizer for magnetic disk read channels , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[2]  U. Yodprasit,et al.  A compact low-power vertical filter for very-high-frequency applications , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[3]  Gu-Yeon Wei,et al.  An adaptive PAM-4 5-Gb/s backplane transceiver in 0.25-/spl mu/m CMOS , 2003 .

[4]  R. Senthinathan,et al.  0.622-8.0 Gbps 150 mW serial IO macrocell with fully flexible preemphasis and equalization , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[5]  M.H. Shakiba.  A 2.5 Gb/s adaptive cable equalizer , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[6]  Kenneth W. Martin,et al.  Continuous-time adaptive-analog coaxial cable equalizer in 0.5 /spl mu/m CMOS , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[7]  S. Gowda,et al.  Differential 4-tap and 7-tap transverse filters in SiGe for 10Gb/s multimode fiber optic link equalization , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[8]  Hong-June Park,et al.  A 2.2 Gbps CMOS look-ahead DFE receiver for multidrop channel with pin-to-pin time skew compensation , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[9]  Hong-June Park,et al.  A CMOS transceiver for DRAM bus system with a demultiplexed equalization scheme , 2002 .

[10]  Rinaldo Castello,et al.  A 200-MSample/s trellis-coded PRML read/write channel with analog adaptive equalizer and digital servo , 1997 .

[11]  E. Burlingame,et al.  An analog CMOS high-speed continuous-time FIR filter , 2000, Proceedings of the 26th European Solid-State Circuits Conference.

[12]  Muneo Fukaishi,et al.  A 0.13-/spl mu/m CMOS 5-Gb/s 10-m 28AWG cable transceiver with no-feedback-loop continuous-time post-equalizer , 2003 .

[13]  Xicheng Jiang,et al.  A 2 GS/s 6 b ADC in 0.18 /spl mu/m CMOS , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[14]  Designing a Simple, Small, Wide-band and Low-Power Equalizer for FR4 Copper Links , 2003 .

[15]  S. Qureshi,et al.  Adaptive equalization , 1982, Proceedings of the IEEE.

[16]  M. E. Valkenburg,et al.  Design of Analog Filters , 2001 .

[17]  M. Vertregt,et al.  A 6b 1.6GSample/s flash ADC in 0.18/spl mu/m CMOS using averaging termination , 2002 .

[18]  A.J. Baker.  An adaptive cable equalizer for serial digital video rates to 400 Mb/s , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[19]  Omid Shoaei,et al.  A CMOS mixed-signal 100 Mb/s receive architecture for fast Ethernet , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[20]  Deog-Kyoon Jeong,et al.  A CMOS 3.5 Gbps continuous-time adaptive cable equalizer with joint adaptation method of low-frequency gain and high-frequency boosting , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[21]  Francois Krummenacher,et al.  A 4-MHz CMOS Continuous-Time Filter with On-Chip Automatic Tuning , 1987, ESSCIRC '87: 13th European Solid-State Circuits Conference.

[22]  Behzad Razavi,et al.  A 125-MHz CMOS mixed-signal equalizer for Gigabit Ethernet on copper wire , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[23]  Jin Liu,et al.  A CMOS analog continuous-time FIR filter for 1Gbps cable equalizer , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..